

STANFORD UNIVERSITY Department of Electrical Engineering Prof. Boris Murmann

EE315: VLSI Data Conversion Circuits

Table of Contents

Lecture 1	Ideal Sampling, Reconstruction	3
Lecture 2	Quantization, Static Performance Metrics	24
Lecture 3	Spectral Performance Metrics	46
Lecture 4	Nyquist Rate DACs	65
Lecture 5	Nyquist Rate DACs, Sampling Circuits	83
Lecture 6	Sampling Circuits	100
Lecture 7	Sampling Circuits	116
Lecture 8	Switched Capacitor Circuit Analysis	130
Lecture 9	Voltage Comparators	144
Lecture 10	Nyquist ADC Architectures, Flash ADCs	163
Lecture 11 Folding & Interpolating ADCs		175
Lecture 12	re 12 Pipeline ADCs	
Lecture 13	Pipeline ADCs	214
Lecture 14	Bit-at-a-time ADCs, Time Interleaving	241
Lecture 15	15 Oversampling A/D Conversion	
Lecture 16	Oversampling A/D Conversion	268
Lecture 17	Decimation, Oversampling D/A Conversion	288
Lecture 18	Limits on ADC Power Dissipation	300
Lecture 19	Data Converter Testing	318
Appendix 1	Layout Considerations	337
Appendix 2	Integrated Circuit Filters	355







- Homework: (20%)
 - Handed out on Tue, due following Tue after lecture (1 pm)
 - Lowest HW score is dropped in final grade calculation
- Midterm Project: (40%)
 - Design of a switched capacitor stage
 - Transistor level design of sampling network
 - Noise and linearity simulations using HSpice
 - Prepare a project report in the format and style of an IEEE journal paper
- Final Exam (40%)

EE 315 Lecture 1

Honor Code

- Please remember you are bound by the honor code
 - I will trust you not to cheat
 - I will try not to tempt you
- But if you are found cheating it is very serious
 - There is a formal hearing
 - You can be thrown out of Stanford
- Save yourself and me a huge hassle and be honest
- For more info
 - http://www.stanford.edu/dept/vpsa/judicialaffairs/guiding/pdf/ honorcode.pdf

Tools and Technology

- Primary tools: HSpice, Matlab
 - You can use other tools at "own risk"
 - HSpice Basics doc and example simulation file provided in private area of web site and under /usr/class/ee315/hspice
 - From your Leland account source /usr/class/ee315/hspice/DOT.cshrc to set HSpice path
- Matlab is the preferred tool for all simulation plots
 - Include /usr/class/ee315/matlab/hspice_toolbox in your Matlab path
 - Or download Hspice toolbox at: http://www-mtl.mit.edu/research/perrottgroup/tools.html#hspice
- EE315 Technology
 - 0.18-μm CMOS
 - BSIM3v3 models provided in private area of web site and under /usr/class/ee315/hspice/lib

В.	Murmann

EE 315 Lecture 1

7

Course Topics

- Ideal sampling, reconstruction and quantization
- Sampling circuits
- Switched capacitor circuits
- Voltage comparators
- Nyquist-rate ADCs and DACs
- Oversampled ADCs and DACs
- Data converter performance trends and limits
- Data converter testing
- Layout considerations (time permitting)
- Filters (time permitting)

- Gustavsson, Wikner, Tan, CMOS Data Converters for Communications, Kluwer, 2000.
- A. Rodríguez-Vázquez, F. Medeiro, and E. Janssens. CMOS Telecom Data Converters, Kluwer Academic Publishers, 2003.
- B. Razavi, Data Conversion System Design, IEEE Press, 1995.
- R. Schreier, G. Temes, Understanding Delta-Sigma Data Converters, Wiley-IEEE Press, 2004.
- R. v. d. Plassche, CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters, 2nd ed., Kluwer, 2003.
- J. G. Proakis, D. G. Manolakis, Digital Signal Processing, Prentice Hall, 1995.

B. Murmann

EE 315 Lecture 1

Acknowledgements

- Much of the material presented in EE315 builds on course material developed previously
 - EE315 at Stanford
 - Prof. Bruce Wooley & staff
 - EE247 at UC Berkeley
 - Prof. Bernhard Boser & staff
- Notes on filters originally compiled by Susan Luschas



Big Picture



EE 315 Lecture 1

Data Converter Applications (2)

- Computing and Control
 - Storage media
 - Sound Cards
 - Data acquisition cards
- Instrumentation
 - Lab bench equipment
 - Semiconductor test equipment
 - Scientific equipment
 - Medical equipment





B. Murmann

EE 315 Lecture 1

15

Example 1

- A typical cell phone contains:
 - 4 Rx ADCs
 - 4 Tx DACs
 - 3 Auxiliary ADCs
- ADCs Audio, Tx/Rx power
 - 8 Auxiliary DACs
- control, Battery charge control, display, ...

Dual Standard, I/Q





Example 2



The Data Conversion Problem



- Refine later and look at implementations

Uniform Sampling and Quantization





15 Consequence Amplitude Continuous Time _ f_{sig} 2fୁ 0 fs f Discrete Time f/f_s 0 0.5 The frequencies f_{sig} and $N{\cdot}f_s\pm f_{sig}$ (N integer), are ٠ indistinguishable in the discrete time domain B. Murmann EE 315 Lecture 1 25 **Sampling Theorem** In order to prevent aliasing, we need • $f_{sig,max} < \frac{f_s}{2}$

- The sampling rate $f_s=2 \cdot f_{sig,max}$ is called the Nyquist rate
- Two possibilities
 - Sample fast enough to cover all spectral components, including "parasitic" ones outside band of interest
 - Limit f_{sig,max} through filtering















- Must obey sampling theorem $f_s > 2 \cdot f_{sig,max}$,
 - Usually dictates anti-aliasing filter
- If sampling theorem is met, continuous time signal can be recovered from discrete time sequence without loss of information
- A zero order hold in conjunction with a reconstruction filter is the most common way to reconstruct
 - May need to add pre- or post-emphasis to cancel droop due to sinc envelope
- Oversampling helps reduce order of anti-aliasing and reconstruction filters

B. Murmann

EE 315 Lecture 1



Quantization of an Analog Signal



- conceptually separate operations
- Changing the encoding of a quantizer has no interesting implications on its function or performance

Encoding Example for a B-Bit Quantizer



B. Murmann

- Example: B=3
 - 2³=8 distinct output codes
 - Diagram on the left shows "straight-binary encoding"
 - See e.g. Analog Devices "MT-009: Data Converter Codes" for other encoding schemes
 - http://www.analog.com/en/content/0 ,2886,760%255F788%255F91285, 00.html

5

- Quantization error grows out of bounds beyond code boundaries
- We define the full scale range (FSR) as the maximum input range that satisfies $|e_{q}| \leq \Delta/2$
 - Implies that FSR= $2^{B}\cdot\Delta$

Nomenclature

EE 315 Lecture 2

- Overloading Occurs when an input outside the FSR is applied
- Transition level Input value at the transition between two codes. By standard convention, the transition level T(k) lies between codes k-1 and k
- **Code width** The difference between adjacent transition levels. By standard convention, the code width W(k)=T(k+1)-T(k)
 - Note that the code width of the first and last code (000 and 111 on previous slide) is undefined
- LSB size (or width) synonymous with code width Δ



[IEEE Standard 1241-2000]

Implementation Specific Technicalities

On slide 5, we avoided specifying the absolute location of the • code range with respect to "zero" input The zero input location depends on the particular implementation of the quantizer Bipolar input, mid-rise or mid-tread quantizer - Unipolar input The next slide shows the case with - Bipolar input The quantizer accepts positive and negative inputs - Represents the common case of a differential circuit Mid-rise characteristic • The center of the transfer function (zero), coincides with a transition level B. Murmann EE 315 Lecture 2 7 **Bipolar Mid-Rise Quantizer** 111 Digital Output 100 010 010 010 001 000 +FSR/2 -FSR/2 0 Nothing new here...

Bipolar Mid-Tread Quantizer

- In theory, less sensitive to infinitesimal disturbance around zero
 - In practice, offsets larger than $\Delta/2$ (due to device mismatch) often make this argument irrelevant
- Asymmetric full-scale range, unless we use odd number of codes



Unipolar Quantizer

- Usually define origin where first code and straight line fit intersect
 Otherwise, there would be a systematic offset
- Usable range is reduced by $\Delta/2$ below zero



Effect of Quantization Error on Signal

- Two aspects
 - How much noise power does quantization add to samples?
 - How is this noise power distributed in frequency?
- Quantization error is a deterministic function of the signal
 - Should be able answer above questions using a deterministic analysis
 - But, unfortunately, such an analysis strongly depends on the chosen signal and can be very complex
- Strategy
 - Build basic intuition using simple deterministic signals
 - Next, abandon idea of deterministic representation and revert to a "general" statistical model (to be used with caution!)

B. Murmann

EE 315 Lecture 2

Ramp Input

 Applying a ramp signal (periodic sawtooth) at the input of the quantizer gives the following time domain waveform for e_a



- What is the average power of this waveform?
- Integrate over one period



Statistical Model of Quantization Error

- Assumption: e_a(x) has a uniform probability density
- This approximation holds reasonably well in practice when
 - Signal spans large number of quantization steps
 - Signal is "sufficiently active"
 - Quantizer does not overload





• Error power close to that of uniform approximation



$$v_{sig}(n) = \cos\left(2\pi \cdot \frac{f_{in}}{f_s} \cdot n\right)$$

• Signal repeats every m samples, where m is the smallest integer that satisfies

$$m \cdot \frac{f_{in}}{f_s} = int \, eger$$
$$m \cdot \frac{101}{1000} = int \, eger \implies m = 1000$$
$$m \cdot \frac{100}{1000} = int \, eger \implies m = 10$$

• This means that e_q(n) has at best 10 distinct values, even if we take many more samples

B. Murmann

EE 315 Lecture 2

19

Signal-to-Quantization-Noise Ratio

- Assuming uniform distribution of $\mathbf{e}_{\mathbf{q}}$ and a full-scale sinusoidal input, we have

$$SQNR = \frac{P_{sig}}{P_{qnoise}} = \frac{\frac{1}{2} \left(\frac{2^{B} \Delta}{2}\right)^{2}}{\frac{\Delta^{2}}{12}} = 1.5 \times 2^{2B} = 6.02B + 1.76 \ dB$$

B (Number of Bits)	SQNR
8	50 dB
12	74 dB
16	98 dB
20	122 dB



Quantization Noise Spectrum (3)



EE 315 Lecture 2

B Murmann

Static Nonidealities

- Static deviations of transfer characteristics from ideality
 - Offset
 - Gain error
 - Differential Nonlinearity (DNL)
 - Integral Nonlinearity (INL)
- Useful references
 - Analog Devices MT-010: The Importance of Data Converter Static Specifications
 - <u>http://www.analog.com/en/content/0,2886,761%255F795%255F91286,00.html</u>
 - "Understanding Data Converters," Texas Instruments Application Report LAA013, 1995.
 - <u>http://focus.ti.com/lit/an/slaa013/slaa013.pdf</u>

B. Murmann

EE 315 Lecture 2

25

Offset and Gain Error

- Conceptually simple, but lots of (uninteresting) subtleties in how exactly these errors should be defined
 - Unipolar versus bipolar, endpoint versus midpoint specification
 - Definition in presence of nonlinearities
- General idea (neglecting staircase nature of transfer functions):


ADC Offset and Gain Error

- Definitions based on bottom and top endpoints of transfer characteristic •
 - ½ LSB before first transition and ½ LSB after last transition
 - Offset is the deviation of bottom endpoint from its ideal location
 - Gain error is the deviation of top endpoint from its ideal location with offset removed
- Both quantities are measured in LSB or as percentage of full-scale range



Comments on Offset and Gain Errors

- · Definitions on the previous slides are the ones typically used in industry
 - IEEE Standard suggest somewhat more sophisticated definitions based on least square curve fitting
 - Technically more suitable metric when the transfer characteristics are significantly non-uniform or nonlinear
- Generally, it is non-trivial to build a converter with very good gain/offset specifications
 - Nevertheless, since gain and offset affect all codes uniformly, these errors tend to be easy to correct
 - E.g. using a digital pre- or post-processing operation
 - Also, many applications are insensitive to a certain level of gain and offset errors
 - E.g. audio signals, communication-type signals, ...
- More interesting aspect: linearity
 - DNL and INL

B. Murmann

EE 315 Lecture 2

Differential Nonlinearity (DNL)

- In an ideal world, all ADC codes would have equal width; all DAC output increments would have same size
- DNL(k) is a vector that quantifies for each code k the deviation of this width from the "average" width (step size)
- DNL(k) is a measure of uniformity, it does not depend on gain and offset errors
 - Scaling and shifting a transfer characteristic does not alter its uniformity and hence DNL(k)
- Let's look at an example

ADC DNL Example (1) D_{out} Code (k) W [V] undefined 0.5 1.5 1.5 V_{in} [V] undefined EE 315 Lecture 2 B. Murmann

ADC DNL Example (2)

- What is the average code width?
 - ADC with perfect uniformity would divide the range between first and last transition into 6 equal pieces
 - Hence calculate average code width (i.e. LSB size) as

$$W_{avg} = \frac{7.5V - 2V}{6} = 0.9167V$$

• Now calculate DNL(k) for each code k using

$$DNL(k) = \frac{W(k) - W_{avg}}{W_{avg}}$$

Result



Impact of Noise



- In essentially all moderate to high-resolution ADCs, the transition levels carry noise that is somewhat comparable to the size of an LSB
 - Noise "smears out" DNL, can hide missing codes
- Especially for converters whose input referred (thermal) noise is larger than an LSB, DNL is a "fairly useless" metric

B. Murmann

EE 315 Lecture 2

DAC DNL

- Same idea applies
 - Find output increments for each digital code
 - Find increment that divides range into equal steps
 - Calculate DNL for each code k using

$$DNL(k) = \frac{Step(k) - Step_{avg}}{Step_{avg}}$$

 One difference between ADC and DAC is that DAC DNL can be less than -1 LSB

- How ?



- General idea
- For each "relevant point" of the transfer characteristic, quantify distance from a straight line drawn through the endpoints
 An alternative, less common definition uses a least square fit line as a reference
 Just as with DNL, the INL of a converter is by definition independent of gain and offset errors







ADC INL Example (2)

Can show that

$$INL(k) = \sum_{i=1}^{k-1} DNL(i)$$

- Means that once we computed DNL, we can easily find INL using a cumulative sum operation on the DNL vector
- Using DNL values from last lecture, we find

Code (k)	DNL [LSB]	INL (LSB
1	0.09	0
2	-0.45	0.09
3	0.09	-0.36
4	0.64	-0.27
5	-1.00	0.36
6	0.64	-0.64
7	undefined	0







A Typical ADC DNL/INL Plot





Alphabet Soup of Spectral Metrics

- SNR Signal-to-noise ratio
- SNDR (SINAD) Signal-to-(noise+distortion) ratio
- ENOB Effective number of bits
- DR Dynamic range
- SFDR Spurious free dynamic range
- THD Total harmonic distortion
- ERBW Effective Resolution Bandwidth
- IMD Intermodulation distortion
- MTPR Multi-tone power ratio

B. Murmann

EE 315 Lecture 3

DAC Tone Test/Simulation





Discrete Fourier Transform Basics

• DFT takes a block of N time domain samples (spaced $T_s=1/f_s$) and yields a set of N frequency bins

$$X(k) = \sum_{n=0}^{N-1} x(n) e^{-j2\pi kn/N}$$

- Bin k represents frequency content at $k \cdot f_s / N$ [Hz] ٠
- DFT frequency resolution
 - Proportional to $1/(N \cdot T_s)$ in [Hz/bin]
 - N·T_s is total time spent gathering samples
- A DFT with N=2^{integer} can be found using a computationally efficient algorithm

EE 315 Lecture 3

FFT = Fast Fourier Transform

B. Murmann

Matlab Example clear; 50 N = 100;fs = 1000;40 fx = 100;DFT Magnitude x = cos(2*pi*fx/fs*[0:N-1]); s = abs(fft(x));plot(s, 'linewidth', 2); 10 0⊾ 0 20 40 80 60 100 Bin #

Normalized Plot with Frequency Axis



Another Example

- Same as before, but now f_x=101
- This doesn't look the spectrum of a sinusoid...
- What's going on?



Spectral Leakage

- DFT implicitly assumes that data repeats every N samples
- A sequence that contains a noninteger number of sine wave cycles has discontinuities in its periodic repetition
 - Discontinuity looks like a high frequency signal component
 - Power spreads across spectrum
- Two ways to deal with this
 - Ensure integer number of periods
 - Windowing

B. Murmann



EE 315 Lecture 3

12



Spectrum with Window



- Integer number of cycles
 - Test signal falls into single DFT bin
 - Requires careful choice of signal frequency
 - Ideal for simulations
 - In lab measurements, can lock sampling and signal frequency generators (PLL)
 - "Coherent sampling"
- Windowing
 - No restrictions on signal frequency
 - Signal and harmonics distributed over several DFT bins
 - Beware of smeared out nonidealities...
 - Requires more samples for given accuracy
- More info
 - http://www.maxim-ic.com/appnotes.cfm/appnote_number/1040

Example



B. Murmann

EE 315 Lecture 3

Why is Noise Floor below -62dBFS ?



DFT Plot Annotation

- DFT plots are fairly meaningless unless you clearly specifiy the underlying conditions
- Most common annotation
 - Specify how many DFT points were used (N)
- Less common options
 - Shift DFT noise floor by 10log₁₀(N/2)dB
 - Normalize with respect to bin width in Hz and express noise as power spectral density
 - "Noise power in 1 Hz bandwidth"

Periodic Quantization Noise

- Same as before, but cycles = 64 (instead of 67)
- $f_x = f_s \cdot 64/2048 = f_s/32$
- Quantization noise is highly determinisitc and periodic
- For more random and "white" quantizion noise, it is best to make N and cycles mutually prime
 - GCD(N,cycles)=1



B. Murmann

EE 315 Lecture 3

21

Typical ADC Output Spectrum

- Fairly uniform noise floor due to additional electronic noise
- Harmonics due to nonlinearities
- Definition of SNR

 $SNR = \frac{Signal \ Power}{Total \ Noise \ Power}$

- Total noise power includes all bins except DC, signal, and 2nd through 7th harmonic
 - Both quantization noise and electronic noise affect SNR



• Definition



Effective Number of Bits

• Is a 10-Bit converter with 47.5dB SNDR really a 10-bit converter?

$$ENOB = \frac{47.5dB - 1.76dB}{6.02dB} = 7.6$$

- We get ideal ENOB only for zero electronic noise, perfect transfer function with zero INL, ...
- Low electronic noise is costly
 - Cutting thermal noise down by 2x, can cost 4x in power dissipation
- Rule of thumb for good power efficiency: ENOB < B-1
 - B is the "number of wires" coming out of the ADC or the so called "stated resolution"





















Binary Weighted DAC



Segmented DAC



Static Errors (DNL and INL)

- Mostly due to unit element mismatch
- Systematic Errors
 - Contact and wiring resistance (IR drop)
 - Edge effects in unit element arrays
 - Process gradients
 - Finite current source output resistance
- Random Errors
 - Lithography
 - Often Gaussian distribution (central limit theorem)
- References
 - C. Conroy et al., "Statistical Design Techniques for D/A Converters," IEEE J. Solid-State Ckts., pp. 1118-28, Aug. 1989.
 - P. Crippa, et al., "A statistical methodology for the design of highperformance CMOS current-steering digital-to-analog converters," IEEE Trans. CAD of ICs and Syst. pp. 377-394, Apr. 2002.



С	$P(-C \le X \le C) \ [\%]$	С	$P(-C \le X \le C) \ [\%]$
0.2000	15.8519	2.2000	97.2193
0.4000	31.0843	2.4000	98.3605
0.6000	45.1494	2.6000	99.0678
0.8000	57.6289	2.8000	99.4890
1.0000	68.2689	3.0000	99.7300
1.2000	76.9861	3.2000	99.8626
1.4000	83.8487	3.4000	99.9326
1.6000	89.0401	3.6000	99.9682
1.8000	92.8139	3.8000	99.9855
2.0000	95.4500	4.0000	99.9937

Example

- Measurements show that the current in a production lot of current sources follows a Gaussian distribution with σ = 0.1 mA and μ = 10 mA
 - What fraction of current sources is within $\pm 3\%$ (or $\pm 1\%$) of the mean?
- Relative matching ("coefficient of variation")

$$\sigma_u = \frac{\sigma}{\mu} = stdev \left(\frac{\Delta I}{I}\right) = \frac{0.1mA}{10mA} = 1\%$$

- Fraction of current sources within 3%
 C = 3 → 99.73%
- Fraction of current sources within 1%
 - $-C = 1 \rightarrow 68.27\%$



DNL of Thermometer DAC

$$DNL(k) = \frac{Step(k) - Step_{avg}}{Step_{avg}} \cong \frac{I_k - I}{I} = \frac{\Delta I}{I}$$
$$stdev(DNL(k)) = stdev\left(\frac{\Delta I}{I}\right) = \sigma_u$$

- Standard deviation of DNL for each code is simply equal to relative matching (σ_µ) of unit elements
- Example
 - Say we have unit elements with σ_{u} = 1% and want 99.73% of all converters to meet the spec
 - Which DNL specification value should go into the datasheet?

DNL Yield Example (1)

- First cut solution
 - For 99.73% yield, need C = 3
 - $-\sigma_{DNL} = \sigma_u = 1\%$
 - $3 \sigma_{DNL} = 3\%$
 - DNL specification for a yield of 99.73% is ± 0.03 LSB
 - Independent of target resolution (?)
- Not quite right
 - Must keep in mind that a converter will meet specs only if all codes meet DNL spec, i.e. DNL(k) < DNL_{spec} for all k
 - A converter with more codes is less likely to have all codes meet the specification
 - Let's see if this is significant

B. Murmann

EE 315 Lecture 4

15

DNL Yield Example (2)

- Let's say there are N codes, and assume that all DNL(k) values are independent, then
 - P(all codes meet spec) = P(single code meets spec)^N
 - $P(all codes meet spec)^{1/N} = P(single code meets spec)$
- Lets look at two examples N=63 (6 bits) and N=4095 (12 bits)
 - $0.9973^{1/63} = 0.99995708...$
 - $0.9973^{1/4095} = 0.99999929929...$
- Can calculate modified confidence intervals using Matlab
 - For N=63, C = sqrt(2)*erfinv(0.9973^{1/63}) = 4.09
 - For N=4095, C = sqrt(2)*erfinv(0.9973^{1/4095}) = 4.97
- Refined result for 99.97% yield
 - N=63: DNL spec should be ± 0.0409 LSB
 - N=4095: DNL spec should be ± 0.0497 LSB
DNL Yield Example (3)

- Getting a more accurate yield estimate for the preceding example wasn't all that hard
 - Unfortunately things won't always be that simple
 - E.g. in a segmented DAC, DNL(k) are no longer independent
- The "typical" DAC designer tends to rely on simulations rather than trying to formulate "exact" yield equations
 - Get rough estimate using simple (often optimistic) expressions
 - Run "Monte Carlo" simulations in Matlab to find actual yield or to center specs
 - Still important to have a qualitative feel for what may cause discrepancies
- A more elaborate example is the topic of HW3

EE 315 Lecture 4

17

INL (1)

$$INL(k) = \frac{I_{out}(k) - I_{out,uniform}(k)}{Step_{avg}}$$
$$= \frac{\sum_{j=1}^{k} I_j - \frac{k}{N} \sum_{j=1}^{N} I_j}{\frac{1}{N} \sum_{j=1}^{N} I_j} = \frac{N \sum_{j=1}^{k} I_j}{\sum_{j=1}^{k} I_j - k}$$
$$= \frac{A \cdot N}{A + B} - k$$

$$var(INL(k)) = var\left(\frac{A \cdot N}{A + B} - k\right) = N^2 var\left(\frac{A}{A + B}\right) = N^2 var\left(\frac{X}{Y}\right)$$

• For a quotient of random variables

$$\operatorname{var}\left(\frac{X}{Y}\right) \cong \left(\frac{\mu_X}{\mu_Y}\right)^2 \left(\frac{\sigma_X^2}{\mu_X^2} + \frac{\sigma_Y^2}{\mu_Y^2} - 2\frac{\operatorname{cov}(X,Y)}{\mu_X \mu_Y}\right)$$

[Dennis E. Blumenfeld, *Operations Research Calculations Handbook*, Online: http://www.engnetbase.com/ejournals/books/book_summary/toc.asp?id=701]

 After identifying the means (μ), variances (σ²) and covariance (*cov*) needed in the above approximation, it follows that

$$var(INL(k)) \cong k \left(1 - \frac{k}{N}\right) \sigma_u^2$$
$$\sigma_{INL}(k) \cong \sigma_u \sqrt{k \left(1 - \frac{k}{N}\right)}$$

EE 315 Lecture 4

B. Murmann

INL (2)



Standard deviation of INL is maximum at mid-scale (k=N/2)

$$\sigma_{INL} \cong \sigma_u \sqrt{\frac{N}{2} \left(1 - \frac{N/2}{N} \right)} = \frac{1}{2} \sigma_u \sqrt{N} \cong \frac{1}{2} \sigma_u \sqrt{2^B}$$

• For a more elaborate derivation of this result see [Kuboki et al., IEEE Trans. Circuits & Systems, 6/1982]

Achievable Resolution

$$B \cong \log_2\left(4\left[\frac{\sigma_{INL}}{\sigma_u}\right]^2\right) = 2 + 2\log_2\left(\frac{\sigma_{INL}}{\sigma_u}\right)$$

• Example: σ_{INL} = 0.1 LSB (at mid-scale code)

σ _u	В
1%	8.6
0.5%	10.6
0.2%	13.3
0.1%	15.3

B. Murmann

EE 315 Lecture 4

21

INL Yield

- Again, we should ask how many DACs will meet the spec for a given σ_{INL} (worst code)
 - It turns out that this is a very difficult math problem
- Two solutions
 - Do the math
 - G. I. Radulov et al., "Brownian-Bridge-Based Statistical Analysis of the DAC INL Caused by Current Mismatch," IEEE TCAS II, pp. 146-150, Feb. 2007.
 - Yield simulations
- Good rule of thumb
 - For high target yield (>95%), the probability of "all codes meet INL spec" is very close to "worst code meets INL spec"

DNL/INL of Binary Weighted DAC

- INL same as for thermometer DAC – Why?
- DNL is not same for all codes, but depends on transition
- Consider worst case: 0111 ... → 1000 ...
 Turning on MSB and turning off all LSBs

$$\sigma_{DNL}^{2} = \underbrace{\left(2^{B-I} - 1\right)\sigma_{u}^{2}}_{0111...} + \underbrace{\left(2^{B-I}\right)\sigma_{u}^{2}}_{1000...} = \underbrace{\left(2^{B} - 1\right)\sigma_{u}^{2}}_{81} \bigoplus \underbrace{I_{D3}}_{41} \bigoplus \underbrace{I_{D1}}_{21} \bigoplus \underbrace{I_{D1}}_{100} \bigoplus \underbrace{I_{D1}}_{1000} \bigoplus \underbrace{I_{D1$$

• Example

$$-$$
 B = 12, $σ_u$ = 1% → $σ_{DNL}$ = 0.64 LSB

- Much worse than thermometer DAC

В.	Murmann
R	Murmann
ь.	wumann

EE 315 Lecture 4



Simulation Example



Another Random Run



- Peak DNL not at mid-scale!
 - Important to realize that this is just one single statistical outcome...

Multiple Simulation Runs (100)



- DNL
 - Worst case occurs when LSB DAC turns off and one more MSB DAC element turns on
 - Essentially same DNL as a binary weighted DAC with B_b+1 bits



Comparison

	Thermometer	Segmented	Binary Weighted
σ _{INL}		$\cong \frac{1}{2}\sigma_u\sqrt{2^B}$	
σ _{DNL}	$\cong \sigma_u$	$\cong \sigma_u \sqrt{2^{B_b+I}-I}$	$\cong \sigma_u \sqrt{2^B - 1}$
Number of Switched Elements	$2^{B} - 1$	$B_b + 2^{B_t} - 1$	В

B. Murmann

EE 315 Lecture 4

29

Example (B=12, σ_u =1%)

DAC Architecture	σ _{INL}	$\sigma_{\sf DNL}$	Number of Switched Elements
Thermometer	0.32	0.01	4095
Binary Weighted	0.32	0.64	12
Segmented (B_b =7, B_t =5)	0.32	0.16	38

DAC INL/DNL Summary

- INL is independent of DAC architecture and requires element matching commensurate with overall DAC precision
- DAC architecture has significant impact on DNL
- Presented results are for uncorrelated random element variations
- Systematic errors and correlations are usually also important, but can be mitigated by proper layout and switching sequence design
 - See e.g. [Lin, JSSC 12/98], [Van der Plas, JSSC 12/99]



EE 315 Lecture 4

B. Murmann

Dynamic DAC Errors (1)
Finite settling time and slewing

Finite RC time constant
Signal dependent slewing

Feedthrough

Coupling from switch signals to DAC output
Clock feedthrough

Glitches due to timing errors

Current sources won't switch simultaneously

Dynamic DAC errors are generally hard to model!

Dynamic DAC Errors (2)

- References
 - Gustavsson, Chapter 12
 - M. Albiol, J.L. Gonzalez, E. Alarcon, "Mismatch and dynamic modeling of current sources in current-steering CMOS D/A converters," IEEE TCAS I, pp. 159-169, Jan. 2004
 - Doris, van Roermund, Leenaerts, Wide-Bandwidth High Dynamic Range D/A Converters, Springer 2006.
 - T. Chen and G.G.E. Gielen, "The analysis and improvement of a current-steering DAC's dynamic SFDR," IEEE Trans. Ckts. Syst. I, pp. 3-15, Jan. 2006.



Glitch Impulse (2)

- Worst case glitch impulse (area): $\infty \Delta t \ 2^{B-1}$
- LSB area: ∞T
- Need $\Delta t \ 2^{B-1} \ll T$ which implies $\Delta t \ll T/2^{B-1}$

f _s [MHz]	В	∆t [ps]
1	12	<< 488
20	16	<< 1.5
1000	10	<< 2

```
B. Murmann
```

EE 315 Lecture 4

35

Commercial Example



AD9754

DYNAMIC SPECIFICATIONS $(T_{MIN} \text{ to } T_{MAX}, \text{ AVDD} = +5 \text{ V}, \text{ DVDD} = +5 \text{ V}, \text{ I}_{OUTFS} = 20 \text{ mA}, \text{ Differential Transformer Coupled Output}, SO <math>\Omega$ Doubly Terminated, unless otherwise noted)

Parameter	Min	Тур	Max	Units
DYNAMIC PERFORMANCE				
Maximum Output Update Rate (f _{CLOCK})	125			MSPS
Output Settling Time (t_{ST}) (to 0.1%) ¹		35		ns
Output Propagation Delay (tpD)		1		ns
 Glitch Impulse 		5		pV-s
Output Rise Time (10% to 90%) ¹		2.5		ns
Output Fall Time (10% to 90%) ¹		2.5		ns
Output Noise ($I_{OUTFS} = 20 \text{ mA}$)		50		pA/√Hz
Output Noise $(I_{OUTFS} = 2 \text{ mA})$		30		pA/√Hz



Mitigating IR Drop



B. Murmann

EE 315 Lecture 5

Commonly Used Techniques

- Retiming
 - Latches in (or close to) each current cell
 - Latch controlled by global clock to ensure that current cells switch simultaneously (independent of decoder delays)
- Make before break
 - Ensure uninterrupted current flow, so that tail current source remains active
- Low swing driver
 - Drive differential pair with low swing to minimize coupling from control signals to output
- Cascoded tail current source for high output impedance
 - Ensures that overall impedance at output nodes is code independent (necessary for good INL)

B. Murmann

EE 315 Lecture 5

Example Current Cell Implementation



[Barkin & Wooley, JSSC 4/2004]



High Performance DAC Examples (2)



Binary Weighted Charge Redistribution DAC



Charge-based Pipeline DAC (2)







92 **Finite Acquisition Time (1)** • Finite speed in track mode due to time constant $\tau = RC$ V_{in}-۷_o What are the constraints on τ R for a given sampling rate and resolution? • Consider following example - Switch open, $V_0=0$ - Switch closes with constant $V_{in} = V_{FS}$ applied - Calculate required τ such mT. that V_{out} settles to within fraction of LSB within mTs T_=1/f_-• Usually $m \approx 0.5$ B. Murmann EE 315 Lecture 5 19

Finite Acquisition Time (2)

$$V_{o}(t) = V_{FS} \left(l - e^{-t/\tau} \right)$$
$$V_{FS} \cdot e^{-mT_{S}/\tau} < \alpha \Delta$$
$$2^{B} \Delta \cdot e^{-mT_{S}/\tau} < \alpha \Delta$$

$$M = \frac{mT_s}{\tau} > ln\left(\frac{2^B}{\alpha}\right)$$

"Number of settling time constants"

В	M (α=0.5)
6	4.9
10	7.6
14	10.4
18	13.2



94 **Alternative Derivation** The equipartition theorem (statistical mechanics) says that each . "quadratic degree of freedom" of a system in thermal equilibrium holds an average energy of kT/2 - See e.g. EEAP248 for a derivation In our system, the quadratic degree of freedom is the energy stored on the capacitor $\frac{1}{2}Cv_o^2 = \frac{1}{2}kT$ $\overline{v_o^2} = \frac{kT}{C}$ EE 315 Lecture 5 B. Murmann 23 **Another Interesting Theorem** Consider the parallel connection of a resistor and an arbitrary (passive) reactive network with port impedance $Z(j\omega)$ Z(jω) ξ $\frac{1}{C} = \lim_{\omega \to \infty} j\omega Z(j\omega) \qquad \Rightarrow \overline{v_{tot}^2} = \frac{kT}{C}$ For a proof see ٠ - Papoulis, Probability, Random Variables and Stochastic Processes, 3rd ed., pp. 352, McGraw Hill. Example $\stackrel{\checkmark}{\underset{\bigvee}{\overset{}}} V \qquad \Rightarrow \overline{v_{tot}^2} = \frac{kT}{C}$

• If we make kT/C noise equal to quantization noise

$$\frac{kT}{C} = \frac{\Delta^2}{12} \qquad \Rightarrow \qquad C = 12kT \left(\frac{2^B}{V_{FS}}\right)^2$$

- Example RC values using this assumption and V_{FS}=1V, α =0.5, m=0.5, f_s=100MHz

В	C [pF]	R [Ω]
8	0.003	246,057
10	0.052	12,582
12	0.834	665
14	13.3	36
16	213	1.99
18	3,416	0.11

Oversampling helps reduce capacitor sizes (more later in this class)
 – Especially useful at high resolution





• Apply discrete time Fourier transform



Aperture Uncertainty

- In any sampling circuit, electronic noise causes random timing variations in the actual sampling clock edge
 - Adds "noise" to samples, especially if dV_{in}/dt is large



- Analysis
 - Consider sine wave input signal
 - Assume τ is random with zero mean and standard deviation σ_t

Analysis



ADC Performance Survey (ISSCC & VLSI 97-08)





Voltage Dependence of Switch

$$I_{D(triode)} = \mu C_{ox} \frac{W}{L} \left(V_{GS} - V_t - \frac{V_{DS}}{2} \right) V_{DS}$$

$$R_{ON} \approx \left[\frac{dI_{D(triode)}}{dV_{DS}} \Big|_{V_{DS} \to 0} \right]^{-1} = \frac{1}{\mu C_{ox} \frac{W}{L} (V_{GS} - V_t)}$$

$$R_{ON} = \frac{1}{\mu C_{ox} \frac{W}{L} (\phi - V_{in} - V_t)}$$

- Two problems
 - Transistor turn off is signal dependent, occurs when $\phi = V_{in} + V_t$
 - R_{ON} is modulated by V_{in} (assuming e.g. $\phi = V_{DD} = const.$)





Result

$ HD_3 =$	Amplitude of the Amplitude of	hird harmonic fundamental
≅	$\frac{1}{4} \frac{A^2}{\left(V_{GS} - V_t\right)^2}.$	$\frac{2\pi \cdot f_{in} \cdot C}{K(V_{GS} - V_t)}$
≅	$\frac{1}{4} \frac{A^2}{(V_{GS} - V_t)^2}.$	$2\pi \cdot f_{in} \cdot RC$

- Here, R and V_{GS} are the respective "quiescent point" values
- For low distortion
 - Make amplitude smaller than V_{GS} - V_t
 - Low swing
 - Make 1/RC much larger than $2\pi \cdot f_{in}$
 - Big switch

B. Murmann

EE 315 Lecture 6

Example ($f_{in}=f_s/2$)

$$|HD_{3}| \approx \frac{1}{4} \frac{A^{2}}{(V_{GS} - V_{t})^{2}} \cdot 2\pi \cdot f_{in} \cdot RC$$
$$\approx \frac{\pi}{4} \frac{A^{2}}{(V_{GS} - V_{t})^{2}} \cdot \frac{\tau}{T_{s}}$$

• Assumptions

- Signal is centered about $V_{DD}/2=0.9V$
- $V_{GS}-V_t = 1.8V-0.9V-0.45V = 0.45V, A=0.2V$
- $T_{s}/\tau = 20$

$$\therefore |HD_3| \cong \frac{\pi}{4} \frac{0.2^2}{0.45^2} \cdot \frac{1}{20} = -42 dB$$

8







Circuit Implementation




Advanced Clock Boostrapping (2)



B. Murmann



Fast Gating



Fast Gating Model (t>t_{off})

$$\begin{split} & \int dV = \frac{C_{OV}}{C_{OV} + C_H} (\phi_H - \phi_L) + \frac{1}{2} \frac{Q_{ch}}{C_H} & \text{(assuming equal charge split for simplicity)} \\ & Q_{ch} = C_{ov} W U_{clec} [\phi_H - V_{in} - V_i] \\ & V_0 = V_{in} - dV = V_{in} (I + \varepsilon) + V_{os} \\ & \varepsilon = \frac{1}{2} \frac{C_{ov} W U_{elec}}{C_H} \\ & V_{os} = -\frac{C_{OV}}{C_{OV} + C_H} (\phi_H - \phi_L) - \frac{1}{2} \frac{C_{ov} W U_{elec}}{C_H} (\phi_H - V_i) \end{split}$$

$$\\ \textbf{Summe} = 0 \\ - C_{Pl} = 1 \\ \textbf{P}, \phi_{Pl} = 1.8V, \phi_L = 0V, V_l = 0.45V, W = 20 \mu m, C_{ov} L_{elec} = 2 fF/\mu m \\ C_{GDD} = 0.1 fF/\mu m \Rightarrow C_{OV} = 2 fF \\ - \varepsilon = 29 \\ \textbf{W}, V_{os} = -3.6 mV - 27 mV = -30.6 mV \end{aligned}$$

• $|\epsilon|$ and $|V_{os}|$ decrease as the fall time of ϕ increases and approach the limit case of slow gating

Fundamental Speed/Accuracy Tradeoff





<page-header><section-header><page-header><equation-block><page-header>

Differential Sampling (2)

- Assuming good matching between half circuits
 - Only small residual offset in V_{OD}
 - Good rejection of coupling noise, supply noise, ...
 - Small common-mode to differential-mode gain
- Unfortunately, V_{OD} has essentially same gain error as the basic single ended half circuit
- Other headaches
 - In addition to the linear gain error we considered, there will also be nonlinear terms (body effect, ...)
 - Second order terms will cancel, but third order terms won't
 - Limits achievable HD₃, SFDR
- Solution: "bottom plate sampling"
 - More later...



Bottom Plate Sampling (2)



Bottom Plate Sampling (3)

- \downarrow^{ϕ} $\bigvee_{IN} \xrightarrow{M_1} C_H \xrightarrow{+} V_H$ $\phi_e \xrightarrow{}$
- Next, turn off M1
- Since bottom plate of C_H is floating, there is no way to change its stored charge
 - M1 cannot inject any charge onto C_H
 - Most of M₁'s charge injection goes to input source and/or onto parasitics at node V₀
- But, is the bottom plate really floating?

4

Bottom Plate Sampling (4)



- No, of course not
 - There must be some parasitic cap, e.g. M₂ drain-to-bulk capacitance
- So, in real life, M1 does inject charge onto C_H
 - How much?
- Since M_1 sees C_H in series with C_p , α_1 and thus ΔQ_1 may be fairly small...

- Not all that convincing...

 Fortunately, there's another trick we can pull

B. Murmann

EE 315 Lecture 7

Bottom Plate Sampling (5)



- Interesting observation
 - Even if M₁ injects some charge onto C_H, the total charge at node X cannot change!
 - Idea
 - Process total charge at node X instead of looking at voltage across C_H









• Subtracting 1) and 2) yields

$$V_{OP} - V_{OM} = \frac{C_s}{C_f} \left(V_{INP} - V_{INM} \right)$$

• Adding 1) and 2) yields

$$-C_{H}(V_{INP} + V_{INM}) + 2\Delta Q = (C_{H} + C_{f})(V_{xp} + V_{xm}) - C_{f}(V_{OP} + V_{OM})$$
$$V_{xc} = \frac{\Delta Q}{C_{H} + C_{f}} + \frac{C_{f}}{C_{H} + C_{f}} V_{OC} - \frac{C_{H}}{C_{H} + C_{f}} V_{IC}$$

- Variations in V_{IC} show up as common mode variations at the amplifier input
 - Need amplifier with good CMRR

B. Murmann

EE 315 Lecture 7

Clock Generation



[A. Abo, "Design for Reliability of Low-voltage, Switched-capacitor Circuits," PhD Thesis, UC Berkeley, 1999]



T/H with Common Mode Cancellation



• Common mode charge conservation at amplifier inputs

$$\begin{aligned} -V_{ic} \cdot C_s - V_{oc} \cdot C_f &= -(V_{float} - V_{xc}) \cdot C_s - (V_{oc} - V_{xc}) \cdot C_f \\ -V_{ic} \cdot C_s &= -([V_{ic} + V_{xc}] - V_{xc}) \cdot C_s + V_{xc} \cdot C_f \\ 0 &= V_{xc} \end{aligned}$$

- Amplifier input common mode (V_{xc}) is independent of
 - Input common mode (V_{ic})
 - Output common mode (V_{oc})

B. Murmann

EE 315 Lecture 7

Flip-Around T/H



[W. Yang et al., "A 3-V 340-mW 14-b 75-MSample/s CMOS ADC With 85-dB SFDR at Nyquist Input", IEEE J. Solid-State Circuits, pp. 1931-1936, Dec. 2001]

- Sampling caps are "flipped around" OTA and used as feedback capacitors during ϕ_2
- Main advantage: improved feedback factor (lower noise, higher speed)
- Main disadvantage: OTA is subjected to input common mode variations

Sampling Network Design Considerations (1)









SC Difference Amplifier



4

Analysis of SC Circuit Nonidealities

- Amplifier offset
 - Several ways to compensate (if needed)
 - See e.g.
 - C.C. Enz & G.C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," Proc. IEEE, pp. 1584-1614, Nov. 1996.
- Finite bandwidth and slew rate in amplifier
- Nonzero switch time constant
 - Typically make switches about 5-10x faster than amplifier
- Electronic noise from switches and amplifier
- We'll look at these design aspects using a charge redistribution T/H circuit as an example

	EE 315 Lecture 8	5
	Offset	
$V_{in} \xrightarrow{\phi 1} C_s$ $V_{in} \xrightarrow{\phi 2} \phi 2$	$ \begin{array}{c} $	$V_{in}C_s = (V_o + V_{os})C_f + V_{os}C_s$ $V_o = \frac{C_s}{C_f}V_{in} - \left(1 + \frac{C_s}{C_f}\right)V_{os}$
 Amplified by 	(1+Gain)	

Auto-Zero Technique



Basic OTA Model for Hand Analysis





Dynamic Settling Error

$$\varepsilon_{dynamic}(t) = \frac{V_o(t) - V_{ofinal}}{V_{ofinal}} = \frac{V_{ofinal} \left(l - e^{-t/\tau} \right) - V_{ofinal}}{V_{ofinal}} = -e^{-t/\tau}$$

$$N = \frac{t}{\tau} = -\ln(\varepsilon_d)$$

[€] dynamic	Ν
1%	4.6
0.1%	6.9
0.01%	9.2

B. Murmann

EE 315 Lecture 8

13

Time Constant

- Detailed analysis shows
 - See e.g. EE214

$$\tau = \frac{1}{\beta} \cdot \frac{C_{Leff}}{g_m}$$

 Effective load capacitance is explicit load plus loading from feedback network

$$C_{Leff} = C_L + (l - \beta) \cdot C_f$$

Transconductor Current



• During linear settling, the current delivered by the transconductor is

$$i_o \cong -C_{Leff} \cdot \frac{dv_o(t)}{dt} = -C_{Leff} \frac{V_{ofinal}}{\tau} e^{-t/\tau}$$

• Peak current occurs at t=0

$$\left|i_{o}\right|_{max} = C_{Leff} \frac{V_{ofinal}}{\tau}$$

B. Murmann

EE 315 Lecture 8

15

Slewing

The amplifier on slide 18 can deliver a maximum current of I_D
 If |i_o|_{max}>I_D, slewing occurs

$$\begin{aligned} \left| i_o \right|_{max} &= C_{Leff} \, \frac{V_{ofinal}}{\tau} > I_D \\ C_{Leff} \, \frac{V_{ofinal}}{\frac{1}{\beta} \cdot \frac{C_{Leff}}{g_m}} > I_D \qquad \Rightarrow \frac{g_m}{I_D} > \frac{1}{\beta V_{ofinal}} \end{aligned}$$

- Example: β=0.5, V_{ofinal}=0.5V g_m/I_D > 4 S/A will result in slewing
 Very hard to avoid slewing, unless
 - We are willing to bias at very low g_m/l_D (power inefficient)
 - Feedback factor is small (large closed-loop gain)
 - Output voltage swing is small

Output Waveform with Initial Slewing



• Continuous derivative in the transition slewing→linear requires

$$\frac{I_D}{C_{Leff}} = \frac{\Delta V_{olin}}{\tau} \qquad \Delta V_{olin} = \frac{\tau \cdot I_D}{C_{Leff}}$$

B. Murmann

EE 315 Lecture 8

17

Dynamic Error with Slewing

$$\Delta V_{oslew} = V_{ofinal} - \Delta V_{olin} \qquad \Delta t_{slew} = \left(V_{ofinal} - \Delta V_{olin}\right) \cdot \frac{C_{Leff}}{I_D}$$

Note that these equations are valid for the half circuit

$$- \Delta V_{\text{odslew}} = 2\Delta V_{\text{oslew}}, \Delta V_{\text{odlin}} = 2\Delta V_{\text{olin}}, V_{\text{odfinal}} = 2V_{\text{ofinal}}$$

• Using the above result, we can now calculate the dynamic error during the final linear settling portion

For
$$t > \Delta t_{slew}$$
: $v_o(t) = \Delta V_{oslew} + \Delta V_{olin} \left(1 - e^{-(t - \Delta t_{slew})/\tau} \right)$

$$\begin{split} \varepsilon_{dynamic}(t) &= \frac{V_o(t) - V_{final}}{V_{final}} = \frac{\Delta V_{oslew} + \Delta V_{olin} \left(l - e^{-(t - \Delta t_{slew})/\tau} \right) - V_{ofinal}}{V_{ofinal}} \\ &= -\frac{\Delta V_{olin}}{V_{ofinal}} e^{-(t - \Delta t_{slew})/\tau} \end{split}$$

- Useful reference
 - Schreier et al., "Design-oriented estimation of thermal noise in switchedcapacitor circuits," IEEE TCAS I, pp. 2358-2368, Nov. 2005.
- Switched capacitor circuits introduce noise in both clock phases
 - Tracking phase: kT/C noise from sampling switches
 - Redistribution phase: noise from switches and OTA
 - Switches tend to contribute much less noise than OTA
 We'll take a closer look at that...
- If the noise in the two clock phases is uncorrelated, the total noise at the end of the redistribution phase can be found by superposition
 - Refer noise power of tracking phase to output and add to noise power introduced during redistribution

EE 315 Lecture 8

Tracking Phase (1)

- $V_i \rightarrow V_i$
- Variable of interest is total integrated "noise charge" at node X, q_x²
- Cumbersome to compute using standard analysis
 - Find transfer function from each noise source (3 resistors) to q_x
 - Integrate magnitude squared expressions from zero to infinity and add
- Much easier
 - Use equipartition theorem

Tracking Phase (2)

- Energy stored at node X is • $\frac{1}{2} \frac{q_x^2}{C_{eff}} = \frac{1}{2} \frac{q_x^2}{C_s + C_f}$ C_s Apply equipartition theorem $\overline{\frac{1}{2}\frac{q_x^2}{C_s + C_f}} = \frac{1}{2}kT$ $\overline{q_x^2} = kT(C_s + C_f)$ Refer to output • $\overline{v_{o,l}^2} = kT \frac{C_s + C_f}{C_f^2} = \frac{kT}{C_f} \left(1 + \frac{C_s}{C_f} \right)$ B. Murmann EE 315 Lecture 8 21 **Redistribution Phase (1)** R, C₊ In a proper design $R_f << \frac{1}{\beta^2 G_m}, \qquad R_o << \frac{1}{\beta^2 G_m}$ G_m Hence, we can neglect noise contributions from R_f and R_o in
 - Can always simulate to get more precise numbers...

first order noise calculations

4kTR_Af

R,

4kTR_f∆f

Redistribution Phase (2)



Redistribution Phase (3)

 As we know from EE214, the total noise due to the single stage OTA is

$$\overline{v_{o,G_m}^2} = \frac{2}{3}n_f \frac{1}{\beta} \frac{kT}{C_{Leff}}$$

• This term is much larger than all other noise sources that we have considered in the redistribution phase, hence

$$\overline{v_{o,2}^2} \cong \frac{2}{3} n_f \frac{1}{\beta} \frac{kT}{C_{Leff}}$$

ן⊢ C_s C_f

G_m

 V_{a}



HSpice Example (Track Mode Noise Charge)






Design Considerations

- Accuracy
 - Gain (resolution)
 - Offset
- Speed
 - Small-signal bandwidth
 - Settling time or delay time, slew rate
 - Overdrive recovery
- Power dissipation
- Input properties
 - Sampled data versus continuous time
 - Common-mode rejection
 - Input capacitance and linearity of input capacitance
 - Kickback noise

В.	Murmann	

EE 315 Lecture 9

Gain Requirements



- E.g. 12-bit ADC, V_{DD}=1.8V, FSR=0.9V, ⇒LSB=0.9V/4096
- For 1/2 LSB precision, we need

$$A_v = \frac{1.8V}{0.5 \cdot 0.9V / 4096} \cong 16,000 = 84 dB$$

How to Implement High Gain?

- Considerations
 - Amplification need not be linear
 - Amplification need not be continuous in time, if comparator is used in a sampled data system
 - Clock signal will tell comparator when to make a decision
- Implementation options to be looked at
 - Single stage amplification
 - E.g. OTA or OpAmp in open loop configuration
 - Multi-stage amplification
 - E.g. cascade of resistively loaded differential pairs
 - Regenerative latch using positive feedback
 - E.g. cross coupled inverters

B. Murmann

EE 315 Lecture 9

How about Using an OpAmp or OTA?





$$f_o = \frac{f_u}{A_v} \approx \frac{1GHz}{16,000} = 62.5 kHz$$
 $\tau_o = \frac{1}{2\pi f_o} = 2.5 \mu s$

• Way too slow!

8

Cascade of Open-Loop Amplifiers



• In many cases (e.g. sampled data applications), it is more important to minimize the delay in response to an input step









$$\tau_d = \tau_u \left[(N! \cdot A(\tau_d)) \right]^{1/N} \qquad A(\tau_d) = \frac{V_{out}(\tau_d)}{V_{instep}}$$

• Optimum number of stages approximately given by

$$N_{opt} = 1.1 ln [A(\tau_d)] + 0.79$$
 [Wu, JSSC 12/1988]

• Effective gain per stage is relatively close to e=2.7183...

Regenerative Sense Amplifier (Latch)





- References
 - Veendrick, JSSC 4/1980
 - Zojer, JSSC 6/1985
- Consider minimum initial latch input voltage needed to regenerate to $V_{\rm DD}$ within maximum available time $T_{\rm max}$

$$V_{d0\min} = \frac{V_{DD}}{e^{T_{\max}/\tau_u}}$$

• Minimum required pre-amplifier input

$$V_{id0\,min} = \frac{1}{A_v} \frac{V_{DD}}{e^{T_{max}/\tau_u}}$$

B. Murmann

EE 315 Lecture 9

Metastability (2)

$$P(Error) = P(V_{id0} < V_{id0min})$$

• Assuming a uniform input signal distribution over some range

$$P(Error) = \frac{V_{id0\min}}{V_{id0\max}}$$

$$P(Error) = \frac{1}{A_v} \frac{V_{DD}}{V_{id0\,\text{max}}} e^{-T_{\text{max}}/\tau_u}$$

• For a B-bit Flash ADC

$$P(Error) = \frac{1}{A_{v}} \frac{V_{DD}}{\frac{V_{FS}}{2^{B} - 1}} e^{-T_{\max}/\tau_{u}}$$

B. Murmann

24

• Example: 6-bit, 500MHz Flash ADC, $T_{max}=T_s/2=1ns$, $\tau_u=1/(2\pi\cdot 5GHz)=32ps$, $A_v=3$, $V_{FS}=0.5V_{DD}$

$$P(Error) = \frac{2}{3} \left(2^6 - 1 \right) \cdot e^{-1000/32} \cong 10^{-12}$$

• Mean time to failure (MTF)

$$MTF = \frac{1}{P(Error) \cdot f_s} = \frac{1}{10^{-12} \cdot 0.5 \cdot 10^9} s = 2000s \cong 33 \text{minutes}$$

- Ideally design for MTF > 1...10 years (not always possible)
- Can improve MTF by
 - Reducing speed (larger T_{max}/τ_u)
 - Exponential dependence
 - Adding pre-amplifier gain
 - Linear dependence

EE 315 Lecture 9

25

Input Referred Offset



$$\sigma_{VOS}^2 = \sigma_{VOS1}^2 + \frac{1}{A_v^2} \sigma_{VOS2}^2$$

• Example: σ_{VOS1} =3mV, σ_{VOS2} =30mV, A_v=10

$$\sigma_{VOS} = \sqrt{(3mV)^2 + \frac{1}{10^2}(30mV)^2} = 4.2mV$$

Offset Cancellation









Schinkel, ISSCC 2007: "Double tail sense amplifier"



9.	M. Choi and A. A. Abidi, "A 6-b 1.3-GSample/s A/D converter in 0.35-µm CMOS," IEEE J. Solid-State Circuits, pp. 1847-1858, Dec. 2001.
10.	I. Mehr and D. Dalton, "A 500-MSample/s, 6-bit Nyquist-rate ADC for disk-drive read- channel applications," <i>IEEE J. Solid-State Circuits</i> , pp. 912-920, July 1999.
11.	I. Mehr and L. Singer, "A 55-mW, 10-bit, 40-MSample/s Nyquist-Rate CMOS ADC," IEEE J. Solid-State Circuits, pp. 318-25, March 2000.
12.	H. J. M. Veendrick, "The Behavior of Flip-Flops Used as Synchronizers and Prediction of Their Failure Rate," <i>IEEE J. Solid-State Circuits</i> , April 1980.
13.	B. Zojer, et al., "A 6-bit/200-MHz full Nyquist A/D converter," <i>IEEE J. Solid-State Circuits</i> , vol. SC-20, pp. 780-786, June 1985.
14.	KL.J. Wong and CK.K. Yang, "Offset compensation in comparators with minimum input-referred supply noise," <i>IEEE J. Solid-State Circuits</i> , vol.39, pp. 837-840, May 2004.
15.	A. Graupner, "A Methodology for the Offset-Simulation of Comparators," http://www.designers-guide.org/Analysis/comparator.pdf.
16.	D. Schinkel et al., "A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time," ISSCC Dig. Techn. Papers, pp. 314-315, 2007.
17.	P.P. Nuzzo, et al., "Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures, to appear, IEEE Trans. Circuits Syst. I, 2008.
B. Mur	mann EE 315 Lecture 9 37

Lecture 10 Nyquist ADC Architectures Flash ADCs



Boris Murmann Stanford University <u>murmann@stanford.edu</u>

Copyright © 2008 by Boris Murmann

B. Murmann

EE 315 Lecture 10

Nyquist ADC Architectures

- Nyquist rate
 - Word-at-a-time
 - E.g. flash ADC
 - Instantaneous comparison with 2^B-1 reference levels
 - Multi-step
 - E.g. pipeline ADCs
 - · Coarse conversion, followed by fine conversion of residuum
 - Bit-at-a-time
 - E.g. successive approximation ADCs
 - Conversion via a binary search algorithm
 - Level-at-a-time
 - E.g. single or dual slope ADCs
 - Input is converted by measuring the time it takes to charge/discharge a capacitor from/to input voltage



ADC Performance Survey (ISSCC & VLSI 97-08)



164

Limiting Error Sources

- · Comparator input
 - Offset
 - Nonlinear input capacitance
 - Kickback noise (disturbs reference)
- Comparator output
 - Sparkle codes (... 111101000 ...)
 - Metastability
 - Analog Devices application note: "Find Those Elusive ADC Sparkle Codes and Metastable States" http://www.analog.com/en/content/0,2886,760%255F788%255F 91218,00.html
- Clock distribution and timing
 - Clock wiring can introduce significant delay
 - Comparators may sample signals at slightly different points due to mismatch or signal dependent sampling instant

B. Murmann

EE 315 Lecture 10

Sparkle Codes



• Correct output: 1000, actual output: 1110 (!)



Solution 1: Latch Pipelining



- Use additional latches to create extra gain before generating decoder signals
- Power hungry and area inefficient

B. Murmann

EE 315 Lecture 10

9

Solution 2: Gray Encoding

-												
Thermometer Code					Gray			Binary				
T ₁	T_2	T_3	T_4	T_5	T_6	T_7	G ₃	G_2	G_1	B ₃	B_2	B ₁
0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	1	0	0	1
1	1	0	0	0	0	0	0	1	1	0	1	0
1	1	1	0	0	0	0	0	1	0	0	1	1
1	1	1	1	0	0	0	1	1	0	1	0	0
1	1	1	1	1	0	0	1	1	1	1	0	1
1	1	1	1	1	1	0	1	0	1	1	1	0
1	1	1	1	1	1	1	1	0	0	1	1	1



- Each T_i affects only one G_i
 - Avoids disagreement of interpretation by multiple gates
- Also helps protect against sparkles



- Simply use large devices
 - For each extra bit, need to increase width by 4x, also need to double number of comparators
 - Assuming constant current density, this means each additional bit costs 8x in power!
- Offset cancellation
 - Tends to cost speed
- Offset averaging
- Calibration and/or postprocessing techniques



EE 315 Lecture 10







Offset Calibration



High Performance Flash ADC with Calibration (1)



High Performance Flash ADC with Calibration (3)







Interpolation

- Idea
 - Interpolation between preamp outputs
- Reduces number of preamps
 - Reduced input capacitance
 - Reduced area, power dissipation
- Same number of latches
- Important "side-benefit"
 - Decreased sensitivity to preamp offset
 - Improved DNL



Differential Implementation





Example: 6-bit Folding ADC








Multiple Folds Using Single Threshold (2)



Complete Folding & Interpolating ADC





	F _{IN} = 97.77 MHz	F _{IN} = 797.77 MHz (Nyquist
Sample Rate, F _S		1.6 GS/s
Resolution		8 bits
Max DNL	:	±0.15 LSB
Max INL	±0.35 LSB	
SNR	48 dB	46 dB
SFDR	61 dB	56 dB
THD	- 57 dB	- 57 dB
ENOBs	7.60	7.26
Interleave aperture offset	< 0.35 ps @ F _s	= 1 GS/s & F _{IN} = 1.5 GHz
Input (–3 dB) Bandwidth	>	• 1.75 GHz
Resolution (-0.5 ENOB) Bandwidth		1.0 GHz
Input Range	±400	mV differential
Input Capacitance	1.8 pF (to	gnd, w/o package)
Input Termination	50 Ω (1	00 Ω differential)
Single Supply		1.8 V
Analog (DC) Current		245 mA
Switching (AC) Current	185 mA	
LVDS Output Drivers		90 mA
ADC Core Power (w/o outputs)		774 mW
ADC core area		3.6 mm ²
ADC die area	16 mm ² (for o	dual ADC, pad limited)
Package	128	3-pin EPQFP
Technology	0.18 μm CN	IOS (1-poly, 5-metal)
	No capacitor mod	dule nor dual-gate process

State-of-the art Implementation (4)

Folding ADC Problems & Solutions

- Dynamic problems
 - Frequency at the output of a folder is approximately input frequency times folding factor!
 - Finite bandwidth effects can produce zero crossing shifts
 - Delay through coarse/fine signal path is not well matched
- Possible solution
 - Add track & hold circuit at ADC input
 - This was done in the implementation shown in slides 20-23
- Static problems
 - Offsets in folder transistors can cause DNL, INL
 - Interpolation with a factor greater 2x can introduce DNL, INL due to amplifier nonlinearity
- Possible solutions
 - Averaging, calibration

Flash ADCs, Offset Averaging

- K. Kattmann and J. Barrow, "A Technique for Reducing Differential Non-Linearity Errors in Flash A/D Converters," *ISSCC Digest of Technical Papers*, pp. 170-171, Feb. 1991.
- K. Bult and A. Buchwald, "An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1mm²," IEEE J. of Solid-State Ckts., pp. 1887-1895, Dec. 1997.
- 3. M. Choi and A. A. Abidi, "A 6 b 1.3 Gsample/s A/D converter in 0.35μm CMOS," *IEEE J. Solid-State Circuits*, pp. 1847–1858, Dec. 2001.
- C. S. Scholtens and M. Vertregt, "A 6-b 1.6-Gsample/s Flash ADC in 0.18-μm CMOS Using Averaging Termination," *IEEE J. of Solid-State Ckts.*, vol. 37, pp. 1599-1609, Dec. 2002.
- 5. X. Jiang, M-C. F. Chang, "A 1-GHz signal bandwidth 6-bit CMOS ADC with powerefficient averaging," *IEEE J. of Solid-State Circuits*, pp. 532- 535, Feb. 2005.

Folding and Interpolating A/D Converters

- 6. R.C. Taft et al., "A 1.8-V 1.6-GSample/s 8-b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency," IEEE J. Solid-State Ckts., pp. 2107-2115 Dec. 2004.
- B. Nauta and A. G. W. Venes, "A 70-MS/s 110-mW 8-b CMOS Folding and Interpolating A/D Converter," *IEEE J. of Solid-State Circuits*, pp. 1302-1308, Dec. 1995.

B. Murmann

EE 315 Lecture 11

25

Selected References (2)

- 8. M. P. Flynn and B. Sheahan, "A 400-MSample/s, 6-b CMOS Folding and Interpolating ADC," *IEEE J. of Solid-State Circuits*, pp. 1932-1938, Dec. 1998.
- H. Pan, M. Segami, M. Choi, J. Cao, F. Hatori and A. Abidi, "A 3.3V, 12b, 50MSample/s A/D converter in 0.6mm CMOS with over 80dB SFDR," *ISSCC Digest* of *Technical Papers*, pp. 40-41, Feb. 2000.
- M.-J. Choe, B.-S. Song and K. Bacrania, "A 13b 40MSample/s CMOS pipelined folding ADC with background offset trimming," *ISSCC Digest of Technical Papers*, pp. 36-37, Feb. 2000.
- 11. G. Hoogzaad and R. Roovers, "A 65-mW, 10-bit, 40-Msample/s BiCMOS Nyquist ADC in 0.8 mm2," *IEEE J. Solid-State Circuits*, pp. 1796-1802, Dec. 1999.
- 12. K. Nagaraj, F. Chen, T. Le and T. R. Viswanathan, "Efficient 6-bit A/D converter using a 1-bit folding front end," *IEEE J. Solid-State Circuits*, pp. 1056-1062, Aug. 1999.
- M.-J. Choe and B.-S. Song, "An 8b 100MSample/s CMOS pipelined folding ADC," VLSI Symposium Digest of Technical Papers, pp. 81-82, Jun. 1999.
- K. Bult and A. Buchwald, "An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1 mm2," IEEE J. Solid-State Circuits, vol. 32, pp. 1887-1895, Dec. 1997.
- P. Vorenkamp and R. Roovers, "A 12-b, 60-MSample/s cascaded folding and interpolating ADC," IEEE J. Solid-State Circuits, vol. 32, pp. 1876-1886, Dec. 1997.
- A. G. W. Venes and R. J. van de Plassche, "An 80-MHz, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing," IEEE J. Solid-State Circuits, vol. 31, pp. 1846-1853, Dec. 1996.

Selected References (3)

- 17. M. P. Flynn and D. J. Allstot, "CMOS folding A/D converters with current-mode interpolation," IEEE J. Solid-State Circuits, vol. 31, pp. 1248-1257, Dec. 1996.
- R. Roovers and M. S. J. Steyaert, "A 175 Ms/s, 6 b, 160 mW, 3.3 V CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 31, pp. 938-944, Jul. 1996.
- 19. W. T. Colleran and A. A. Abidi, "A 10-b, 75-MHz two-stage pipelined bipolar A/D converter," IEEE J. Solid-State Circuits, vol. 28, pp. 1187-1199, Dec. 1993.
- 20. J. van Valburg and R. J. van de Plassche, "An 8-b 650-MHz folding ADC," IEEE J. Solid-State Circuits, vol. 27, pp. 1662-1666, Dec. 1992.
- 21. R. J. van de Plassche and P. Baltus, "An 8-bit 100-MHz full-Nyquist analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 23, pp. 1334-1344, Dec. 1988.
- R. E. J. Van de Grift, I. W. J. M. Rutten and M. van der Veen, "An 8-bit video ADC incorporating folding and interpolation techniques," IEEE J. Solid-State Circuits, vol. SC-22, pp. 944-953, Dec. 1987.
- 23. R. E. J. van de Grift and R. J. van de Plassche, "A monolithic 8-bit video A/D converter," IEEE J. Solid-State Circuits, vol. SC-19, pp. 374-378, Jun. 1984.

B. Murmann

EE 315 Lecture 11

Lecture 12 Multi-Step A/D Conversion Pipeline ADCs



Boris Murmann Stanford University <u>murmann@stanford.edu</u>

Copyright © 2008 by Boris Murmann

B. Murmann

EE 315 Lecture 12

Outline

- Background
 - History and state-of the art performance
 - General idea of multi-step A/D conversion
- Pipeline ADC basics
 - Ideal block diagram and operation, impact of block nonidealities
- Ways to deal with nonidealities
 - Redundancy, calibration
- CMOS implementation details
 - Stage scaling, MDAC design
- Architectural options
 - OTA sharing, SHA-less front-end
- Research topics











Two-Step ADC Example





Pipeline ADC Block Diagram



New output data every clock cycle, but each stage introduces ½ clock cycle latency



Pipeline ADC Characteristics







Canonical Extension



General Result – Ideal Pipeline ADC

• With ideal DACs and ideal digital weights (G_{dj}=G_i)

$$D_{out} = V_{in} + \frac{\varepsilon_{qn}}{\prod_{j=1}^{n-1} G_j} \implies B_{ADC} = B_n + \sum_{j=1}^{n-1} \log_2 G_j$$

- The only error in D_{out} is that of last quantizer, divided by aggregate gain
- Aggregate ADC resolution is independent of sub-ADC resolutions in stage 1...n-1 (!)
- Makes sense to define "effective" resolution of jth stage as R_j=log₂(G_j)

- How to pick stage gain G for a given sub-ADC resolution?
- Impact and compensation of nonidealities?
 - Sub-ADC errors
 - Amplifier offset
 - Amplifier gain error
 - Sub-DAC error
- Begin to explore these questions using a simple example
 - First stage with 2-bit sub-ADC, followed by 2-bit backend

B. Murmann	EE 315 Lecture 12 29	29	
Upp	per Bound for Stage Gain		
V _{in}	Σ G V_{res} Σ D_b		
	$\begin{array}{c} G/2^{B} \\ V_{res} \\ -G/2^{B} \\ -1 \\ 0 \\ V \end{array} \qquad \qquad$		
$D_{out} = V$	$V_{in} + \frac{\mathcal{E}_{qb}}{G}$ Grows out of ±½ LSB bounds for G>2 ^B		







Amplifier Offset



208 **Digital Gain Calibration (1)** Error in analog gain is not a problem as long as "digital gain • term" is adjusted appropriately Problem Need to measure analog gain precisely Example Digital calibration of a 1-bit first stage with 1-bit redundancy (R=1, B=2)Note Even if all G_{di} are perfectly adjusted to reflect the analog gains, the ADC will have non-_ zero DNL and INL, bounded by ±0.5LSB. This can be explained by the fact that the residue transitions may not correspond to integer multiples of the backend-LSB. This can cause non-uniformity in the ADC transfer function (DNL, INL) and also nonmonotonicity (see [Markus, 2005]). In case this cannot be tolerated · Add redundant bits to ADC backend (after combining all bits, final result can be truncated back) Calibrate analog gain terms B. Murmann EE 315 Lecture 12 39 **Digital Gain Calibration (2)** Db V_{in,cal}=const. V_{res} Backend $\mathsf{V}_{\mathsf{dac}}$ ADC DAC oaic $V_{res} = G \cdot \left[V_{in} - V_{dac} \right]$ $D_b = V_{res} + \varepsilon_{ab}$ Force +0.25 Force -0.25 -0.75 -0.25 0.25 0.75 V_{dac} Force 0.25 V_{res} Force -0.25 0_{Vin,cal} -1 +1

Digital Gain Calibration (3)











- E.g. a 1x10 bit multiplication needs only one adder...
- See e.g. [Karanicolas 1993]

Lecture 13 Pipeline ADCs (Continued)



Boris Murmann Stanford University murmann@stanford.edu

Copyright © 2008 by Boris Murmann

B. Murmann

EE 315 Lecture 13

Outline

- Background
 - History and state-of the art performance
 - General idea of multi-step A/D conversion
- Pipeline ADC basics
 - Ideal block diagram and operation, impact of block nonidealities
- Ways to deal with nonidealities
 - Redundancy, calibration
- CMOS implementation details
 - Stage scaling, MDAC design
- Architectural options
 - OTA sharing, SHA-less front-end
- Research topics



Generation of Non-Overlapping Clocks



Endless List of Design Parameters

- Stage resolution, stage scaling factor
- Stage redundancy
- Thermal noise/quantization noise ratio
- OTA architecture
 - OTA sharing?
- Switch topologies
- Comparator architecture
- Front-end SHA vs. SHA-less design
- Calibration approach (if needed)
- Time interleaving?
- Technology and technology options (e.g. capacitors)
- > A very complex optimization problem!
Thermal Noise Considerations

- Total input referred noise
 - Thermal noise + quantization noise
 - Costly to make thermal noise smaller than quantization noise
- Example: V_{FS}=1V, 10-bit ADC
 - N_{quant} =LSB²/12=(1V/2¹⁰)²/12=(280 μ Vrms)²
 - Design for total input referred thermal noise ~280 μ Vrms or larger, if SNR target allows
- Total input referred thermal noise is the sum of noise in all stages
 - How should we distribute the total thermal noise budget among the stages?
 - Let's look at an example...

B. Murmann

EE 315 Lecture 13

Stage Scaling (1)

• Example: Pipeline using 1-bit (effective) stages (G=2)



Total input referred noise power

$$N_{tot} \propto kT \left[\frac{1}{C_1} + \frac{1}{4C_2} + \frac{1}{16C_3} + \dots \right]$$



Stage Scaling (4)

Extreme 1: All Stages the Same Size



Practical Approach to Stage Scaling

Start by assuming caps are scaled precisely by stage gain
 E.g. for 1-bit effective stages:



Stage Scaling Examples (2)



- Use low per-stage resolution for very high speed designs
- Try higher resolution stages when power efficiency is most important constraint



Examples

Reference	[Yoshioka, 2007]	[Jeon, 2007]	[Loloee 2002]	[Bogner 2006]
Technology	90nm	90nm	0.18um	0.13um
Bits	10	10	12	14
Bits/Stage	1-1-1-1-1-1-3	2-2-2-4	1-1-1-1-1-1-1-1-1-2	3-3-2-2-4
SNDR [dB]	~56	~54	~65	~64
Speed [MS/s]	80	30	80	100
Power [mW]	13.3	4.7	260	224
mW/MS/s	0.17	0.16	3.25	2.24

• Low power is possible for a wide range of architectures!









OTA Design Considerations



How Fast Can We Go? (1)

- Non-dominant pole in two-stage amplifier hard to move past $f_T/5$
- For 73 degrees phase margin (optimum for fast settling), loop crossover frequency is 1/3 of non-dominant pole frequency
- Settling linearly to 0.1% precision takes 7 loop time constants; typically budget ~10 time constants
- Ideally, we'd have 1/2 clock cycle to settle linearly, but there is some time needed for slewing and non-overlap clock timing
 - Assume 60% of half cycle is available for linear settling
- In summary

$$f_{CLK,max} = \frac{f_T}{5} \frac{1}{3} \cdot 2\pi \cdot \frac{1}{10} 0.5 \cdot 0.6 = \frac{f_T}{80}$$

B. Murmann

EE 315 Lecture 13

29

How Fast Can We Go? (2)

Technology	NMOS f _T (at moderate V _{GS} -V _t ~150mV)	$f_{CLK,max} = f_T/80$
0.35um	10GHz	125 MHz
0.18um	30GHz	375 MHz
90nm	90GHz	1.125GHz (?)

- Sampling speeds of 200-300MHz are "easily" achievable in today's technologies
 - f_T is no longer a showstopper
 - Speed ultimately constrained by power, power efficiency and/or clock jitter

Switches



Total Integrated OTA Noise (1)



Total Integrated OTA Noise (2)

• Assuming $\gamma = 1$, N₁=N₂=2

$$\overline{V_{od}^2} = 4\frac{1}{\beta} \cdot \frac{kT}{C_c} + 6\frac{kT}{C_{Ltot}}$$

- OTA noise partitioning problem
 - How should we split noise between stage1 and stage2 terms?
- In this design example we'll use a 2/3, 1/3 split
 This is yet another design/optimization parameter
- With this assumption, we have

$$\overline{V_{od}^2} = 18 \frac{kT}{C_{Ltot}} \qquad \qquad C_c = \frac{C_{Ltot}}{3\beta}$$



Noise Budgeting

- Total input referred noise budget, assuming $V_{FS,diff}=1V$ - $N_{thermal} = N_{quant}=LSB^2/12=(1V/2^{10})^2/12=(280\mu Vrms)^2$
- Reasonable "first cut" partitioning of input referred noise
 - SHA \rightarrow 1/2
 - Stage $1 \rightarrow 1/4$
 - All remaining stages $\rightarrow 1/4$

$$\overline{V_{id,0}^2} = 16 \frac{kT}{C_{s1}} = \frac{1}{2} (280 \,\mu Vrms)^2 \Rightarrow C_{s1} = 1.66 \,pF$$

$$\overline{V_{id,1}^2} = \frac{9}{2} \frac{kT}{C_{s2} + C_{s1}/3} = \frac{1}{4} (280 \,\mu Vrms)^2 \Rightarrow C_{s2} = 0.38 \,pF$$

B. Murmann

EE 315 Lecture 13

37

Capacitor Sizes

C _{s0}	1.66pF	
C _{s1}	1.66pF	
C _{s2}	0.38pF	7/2
C _{s3}	190fF	
C _{s4}	85fF	<
C _{s5}	42.fF (minimum)	/2
C _{s10}	42.fF (minimum)	

Now refine these numbers using simulation and Excel spreadsheet
 Iterate over assumptions/design choices to optimize design

Reality Check

	[Honda 200	7]	Teennology	6
		·	Supply voltage	1.0 V
STAGE	C_s [pF]	Power [mW]	Resolution	10 bits
S/H	2.0	3.5	Sampling rate	100 MSample/s
STAGE	1 1.0	3.0	Full scale analog input	$0.8 V_{pp}$
STAGE	2 0.5	2.0	Maximum DNL	-0.7/+0.3 LSB
STAGE:	3 0.3	2.0	Maximum INL	-0.6/+0.7 LSB
STAGE	4 0.3	1.8	SNDR ($F_{in} \approx 10 MHz$)	55 3dB
STAGE:	5 0.16	1.8	$\frac{\text{SEDR}(F_{\text{m}} \simeq 10 \text{MHz})}{\text{SEDR}(F_{\text{m}} \simeq 10 \text{MHz})}$	71 5dP
STAGE7	0.16	1.5	$\frac{310 \text{K} (\Gamma_{\text{III}} = 10 \text{MHZ})}{7 \text{ m}^2}$	22W
Others [Bi	ias circuits Clock gen 1	5.0	Total power consumption	33mW
	ius eneuris, crock gen.j	5.0	Packaging	Chip-on-board
Tc	otal static power	26.6	Active area	1.3mm×3.1mm
	Kawahit	to's Des	ian Charts	(1)
	Kawahi	to's Des	ign Charts	(1)
(1-bit 6 1.6	Kawahit	to's Des	ign Charts	(1)
(1-bit e	Kawahi effective in each s	to's Des	ign Charts [Kawahito 2	(1) 006]
(1-bit e	Kawahit	to's Des	ign Charts [Kawahito 2	(1) 006]
(1-bit e 1.6 1.4 1.2 1 0.8 1 0.6	Kawahi effective in each s	to's Des	ign Charts [Kawahito 2 (using single-stage	(1) 006] • OTA model)
(1-bit e 1.6 1.4 1.2 1.2 1.2 1.2 1.2 1.3 0.8 0.6 0.4	Kawahit	to's Des	ign Charts [Kawahito 2 (using single-stage	(1) 006] • OTA model)
(1-bit e 1.6 1.4 1.2 1.2 1 0.8 0.6 0.4 0.2	Kawahit	to's Des	ign Charts [Kawahito 2 (using single-stage	(1) 006] • OTA model)
(1-bit e 1.6 1.4 (1.2 1.4 0.6 0.6 0.4 0.2 0 0 0	Kawahit	to's Des	ign Charts [Kawahito 2 (using single-stage	(1) 006] • OTA model)
(1-bit e 1.6 1.4 1.2 1 0.8 0.6 0.4 0.2 0 0	Kawahit effective in each s	to's Des	ign Charts [Kawahito 2 (using single-stage	(1) 006] • OTA model)
(1-bit e 1.6 1.4 1.2 1.2 1 0.8 0.6 0.4 0.2 0 0 ig.3. Power versus	Kawahit	to's Des stage)	ign Charts [Kawahito 2 (using single-stage	(1) 006] • OTA model)
(1-bit e 1.6 1.4 1.2 1 0.8 0.6 0.4 0.2 0 0 1 0.3 Power versus	Kawahit effective in each s	to's Des stage) 0.8 1 90 0.8 1 005 0.8 55 0055	ign Charts [Kawahito 2 (using single-stage	(1) 006] • OTA model)
(1-bit e 1.6 1.4 1.2 1 0.8 0.6 0.4 0.2 0 0 0 1 0.3 Power versus	Kawahit effective in each s	to's Des stage) 0.8 1 90 85 80 75 00 90 85 80 75 80 75 80 75 80 75 80 75 80 75 80 75 80 75 80 85 80 75 80 80 85 80 85 80 80 85 80 80 80 80 80 80 80 80 80 80 80 80 80	Ign Charts [Kawahito 2 (using single-stage	(1) 006] • OTA model)



Amplifier Sharing (2)





Research (2)



Selected References (1)

- General
 - S. Kawahito, "Low-Power Design of Pipeline A/D Converters," Proc. CICC, pp. 505-512, Sep. 2006.
- Redundancy & Calibration
 - S. H. Lewis et al., "A 10-b 20-Msample/s analog-to-digital converter," IEEE JSSC, pp. 351-358, Mar. 1992.
 - A. N. Karanicolas et al. "A 15-b 1-Msample/s digitally self-calibrated pipeline ADC," IEEE J. Of Solid-State Circuits, pp. 1207-1215, Dec. 1993.
 - E. G. Soenen et al., "An architecture and an algorithm for fully digital correction of monolithic pipelined ADCs," IEEE TCAS II, pp. 143-153, Mar. 1995.
 - I. E. Opris et al., "A single-ended 12-bit 20 MSample/s self-calibrating pipeline A/D converter," IEEE JSSC, pp. 1898-1903, Dec. 1998.
 - L. Singer et al., "A 12 b 65 MSample/s CMOS ADC with 82 dB SFDR at 120 MHz," ISSCC Dig. Techn. Papers, pp. 38-39, Feb. 2000.
 - I. Mehr et al., "A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC," IEEE JSSC, pp. 318-325, Mar. 2000.
 - J. Ming et al., "An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration," IEEE JSSC, pp. 1489-1497, Oct. 2001.
 - S.-Y. Chuang et al., "A Digitally Self-Calibrating 14-bit 10-MHz CMOS Pipelined A/D Converter," IEEE JSSC, pp. 674-683, Jun. 2002.
 - J. Markus et al., "On the monotonicity and linearity of ideal radix-based A/D converters," IEEE Trans. Instr. and Measurement, pp. 2454-2457, Dec. 2005.

EE 315 Lecture 13

B. Murmann

Selected References (2) • Implementation T. Cho, "Low-Power Low-Voltage Analog-to-Digital Conversion Techniques using Pipelined Architecures, PhD Dissertation, UC Berkeley, 1995, http://kabuki.eecs.berkeley.edu/~tcho/Thesis1.pdf. L. A. Singer at al., "A 14-bit 10-MHz calibration-free CMOS pipelined A/D converter," VLSI Circuit Symposium, pp. 94-95, Jun. 1996. A. Abo, "Design for Reliability of Low-voltage, Switched-capacitor Circuits," PhD Dissertation, UC Berkeley, 1999, http://kabuki.eecs.berkeley.edu/~abo/abothesis.pdf. - D. Kelly et al., "A 3V 340mW 14b 75MSPS CMOS ADC with 85dB SFDR at Nyquist," ISSCC Dig. Techn. Papers, pp. 134-135, Feb. 2001. A. Loloee, et. al, "A 12b 80-MSs Pipelined ADC Core with 190 mW Consumption from 3 V in 0.18-um, Digital CMOS", Proc. ESSCIRC, pp. 467-469, 2002 B.-M. Min et al., "A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC," IEEE JSSC, pp. 2031-2039, Dec. 2003. Y. Chiu, et al., "A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR," IEEE JSSC, pp. 2139-2151, Dec. 2004. S. Limotyrakis et al., "A 150-MS/s 8-b 71-mW CMOS time-interleaved ADC," IEEE JSSC, pp. 1057-1067, May 2005. T. N. Andersen et al., "A Cost-Efficient High-Speed 12-bit Pipeline ADC in 0.18-um Digital CMOS," IEEE JSSC, pp. 1506-1513, Jul 2005.

Selected References (3)

_	P. Bogner et al., "A 14b 100MS/s digitally self-calibrated pipelined ADC in
	0.13um CMOS," ISSCC Dig. Techn. Papers, pp. 832-833, Feb. 2006.
-	D. Kurose et al., "55-mW 200-MSPS 10-bit Pipeline ADCs for Wireless
_	S. Bardslev et al., "A 100-dB SFDR 80-MSPS 14-Bit 0.35um BiCMOS
	Pipeline ADC," IEEE JSSC, pp. 2144-2153, Sep. 2006.
-	A. M. A. Ali et al, "A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC With 100 dB SEDR and 50 fs. litter " IEEE JSSC pp. 1846-1855 Aug. 2006
_	S. K. Gupta, "A 1-GS/s 11-bit ADC With 55-dB SNDR, 250-mW Power
	Realized by a High Bandwidth Scalable Time-Interleaved Architecture,"
_	M. Yoshioka et al., "A 0.8V 10b 80MS/s 6.5mW Pipelined ADC with
	Regulated Overdrive Voltage Biasing," ISSCC Dig. Techn. Papers, pp. 452- 453 Feb 2007
_	YD. Jeon et al., "A 4.7mW 0.32mm ² 10b 30MS/s Pipelined ADC Without a
	Front-End S/H in 90nm CMOS," ISSCC Dig. Techn. Papers, pp. 456-457, Feb. 2007
_	KH. Lee et al., "Calibration-free 14b 70MS/s 0.13um CMOS pipeline A/D
	converters based on highmatching 3D symmetric capacitors," Electronics
_	K. Honda et al., "A Low-Power Low-Voltage 10-bit 100-MSample/s Pipeline
	A/D Converter Using Capacitance Coupling Techniques," IEEE JSSC, pp. 757-765, Apr. 2007
	101 100, Apr. 2001.
P. Murmonn	EE 315 Lecture 13 51
B. Multinanii	Selected References (1)
B. Multinanii	Selected References (4)
• Pei	Selected References (4)
• Pei –	Selected References (4) -Stage Resolution and Stage Scaling D. W. Cline, "Noise, Speed, and Power Tradeoffs in Pipelined Analog to
• Pei –	-Stage Resolution and Stage Scaling D. W. Cline, "Noise, Speed, and Power Tradeoffs in Pipelined Analog to Digital Converters", PhD Dissertation, UC Berkeley, November, 1995, http://kabuki.eecs.berkeley.edu/~cline/thesis/thesis.pdf
• Pei _	-Stage Resolution and Stage Scaling D. W. Cline, "Noise, Speed, and Power Tradeoffs in Pipelined Analog to Digital Converters", PhD Dissertation, UC Berkeley, November, 1995, http://kabuki.eecs.berkeley.edu/~cline/thesis/thesis.pdf. D. W. Cline et al., "A power optimized 13-b 5 MSamples/s pipelined analog-
• Pei –	-Stage Resolution and Stage Scaling D. W. Cline, "Noise, Speed, and Power Tradeoffs in Pipelined Analog to Digital Converters", PhD Dissertation, UC Berkeley, November, 1995, http://kabuki.eecs.berkeley.edu/~cline/thesis/thesis.pdf. D. W. Cline et al., "A power optimized 13-b 5 MSamples/s pipelined analog- to-digital converter in 1.2um CMOS," IEEE JSSC, Mar. 1996
• Pei _ _ _	 Selected References (4) Stage Resolution and Stage Scaling D. W. Cline, "Noise, Speed, and Power Tradeoffs in Pipelined Analog to Digital Converters", PhD Dissertation, UC Berkeley, November, 1995, http://kabuki.eecs.berkeley.edu/~cline/thesis/thesis.pdf. D. W. Cline et al., "A power optimized 13-b 5 MSamples/s pipelined analog-to-digital converter in 1.2um CMOS," IEEE JSSC, Mar. 1996 Y. Chiu, "High-Performance Pipeline A/D Converter Design in Deep-Converter Design in Deep-Con
• Pei – –	-Stage Resolution and Stage Scaling D. W. Cline, "Noise, Speed, and Power Tradeoffs in Pipelined Analog to Digital Converters", PhD Dissertation, UC Berkeley, November, 1995, http://kabuki.eecs.berkeley.edu/~cline/thesis/thesis.pdf. D. W. Cline et al., "A power optimized 13-b 5 MSamples/s pipelined analog- to-digital converter in 1.2um CMOS," IEEE JSSC, Mar. 1996 Y. Chiu, "High-Performance Pipeline A/D Converter Design in Deep- Submicron CMOS," PhD Dissertation, UC Berkeley, 2004.
• Pei _ _ _ _	 Selected References (4) T-Stage Resolution and Stage Scaling D. W. Cline, "Noise, Speed, and Power Tradeoffs in Pipelined Analog to Digital Converters", PhD Dissertation, UC Berkeley, November, 1995, http://kabuki.eecs.berkeley.edu/~cline/thesis/thesis.pdf. D. W. Cline et al., "A power optimized 13-b 5 MSamples/s pipelined analog-to-digital converter in 1.2um CMOS," IEEE JSSC, Mar. 1996 Y. Chiu, "High-Performance Pipeline A/D Converter Design in Deep-Submicron CMOS," PhD Dissertation, UC Berkeley, 2004. H. Ishii et al., "A 1.0 V 40mW 10b 100MS/s pipeline ADC in 90nm CMOS," Proc. CICC, pp. 395-398, Sep. 2005.
• Pei _ _ _ _ _	-Stage Resolution and Stage Scaling D. W. Cline, "Noise, Speed, and Power Tradeoffs in Pipelined Analog to Digital Converters", PhD Dissertation, UC Berkeley, November, 1995, http://kabuki.eecs.berkeley.edu/~cline/thesis/thesis.pdf. D. W. Cline et al., "A power optimized 13-b 5 MSamples/s pipelined analog- to-digital converter in 1.2um CMOS," IEEE JSSC, Mar. 1996 Y. Chiu, "High-Performance Pipeline A/D Converter Design in Deep- Submicron CMOS," PhD Dissertation, UC Berkeley, 2004. H. Ishii et al., "A 1.0 V 40mW 10b 100MS/s pipeline ADC in 90nm CMOS," Proc. CICC, pp. 395-398, Sep. 2005.
• Pei _ _ _ _ • OT	 Selected References (4) Stage Resolution and Stage Scaling D. W. Cline, "Noise, Speed, and Power Tradeoffs in Pipelined Analog to Digital Converters", PhD Dissertation, UC Berkeley, November, 1995, http://kabuki.eecs.berkeley.edu/~cline/thesis/thesis.pdf. D. W. Cline et al., "A power optimized 13-b 5 MSamples/s pipelined analog-to-digital converter in 1.2um CMOS," IEEE JSSC, Mar. 1996 Y. Chiu, "High-Performance Pipeline A/D Converter Design in Deep-Submicron CMOS," PhD Dissertation, UC Berkeley, 2004. H. Ishii et al., "A 1.0 V 40mW 10b 100MS/s pipeline ADC in 90nm CMOS," Proc. CICC, pp. 395-398, Sep. 2005. A Design, Noise B. E. Boser, "Analog Circuit Design with Submicron Transistors."
• Pei - - - - - - - - - - - - - - - - - - -	 Selected References (4) Science Resolution and Stage Scaling D. W. Cline, "Noise, Speed, and Power Tradeoffs in Pipelined Analog to Digital Converters", PhD Dissertation, UC Berkeley, November, 1995, http://kabuki.eecs.berkeley.edu/~cline/thesis/thesis.pdf. D. W. Cline et al., "A power optimized 13-b 5 MSamples/s pipelined analog-to-digital converter in 1.2um CMOS," IEEE JSSC, Mar. 1996 Y. Chiu, "High-Performance Pipeline A/D Converter Design in Deep-Submicron CMOS," PhD Dissertation, UC Berkeley, 2004. H. Ishii et al., "A 1.0 V 40mW 10b 100MS/s pipeline ADC in 90nm CMOS," Proc. CICC, pp. 395-398, Sep. 2005. A Design, Noise B. E. Boser, "Analog Circuit Design with Submicron Transistors," Presentation at IEEE Santa Clara Valley, May 19, 2005, http://www.internation.com/doc/amage/ama
• Pei _ _ _ _ • OT _	 Selected References (4) Stage Resolution and Stage Scaling D. W. Cline, "Noise, Speed, and Power Tradeoffs in Pipelined Analog to Digital Converters", PhD Dissertation, UC Berkeley, November, 1995, http://kabuki.eecs.berkeley.edu/~cline/thesis/thesis.pdf. D. W. Cline et al., "A power optimized 13-b 5 MSamples/s pipelined analog-to-digital converter in 1.2um CMOS," IEEE JSSC, Mar. 1996 Y. Chiu, "High-Performance Pipeline A/D Converter Design in Deep-Submicron CMOS," PhD Dissertation, UC Berkeley, 2004. H. Ishii et al., "A 1.0 V 40mW 10b 100MS/s pipeline ADC in 90nm CMOS," Proc. CICC, pp. 395-398, Sep. 2005. A Design, Noise B. E. Boser, "Analog Circuit Design with Submicron Transistors," Presentation at IEEE Santa Clara Valley, May 19, 2005, http://www.ewh.ieee.org/r6/scv/ssc/May1905.htm
• Pei _ _ _ _ • OT _ _	 Selected References (4) Stage Resolution and Stage Scaling D. W. Cline, "Noise, Speed, and Power Tradeoffs in Pipelined Analog to Digital Converters", PhD Dissertation, UC Berkeley, November, 1995, http://kabuki.eecs.berkeley.edu/~cline/thesis/thesis.pdf. D. W. Cline et al., "A power optimized 13-b 5 MSamples/s pipelined analog-to-digital converter in 1.2um CMOS," IEEE JSSC, Mar. 1996 Y. Chiu, "High-Performance Pipeline A/D Converter Design in Deep-Submicron CMOS," PhD Dissertation, UC Berkeley, 2004. H. Ishii et al., "A 1.0 V 40mW 10b 100MS/s pipeline ADC in 90nm CMOS," Proc. CICC, pp. 395-398, Sep. 2005. A Design, Noise B. E. Boser, "Analog Circuit Design with Submicron Transistors," Presentation at IEEE Santa Clara Valley, May 19, 2005, http://www.ewh.ieee.org/r6/scv/ssc/May1905.htm B. Murmann, "EE214 Course Reader," Stanford University, Fall 2007, http://eeclass.stanford.edu/cqi-bin/handouts.cqi?cc=ee214

- Capacitor Matching Data
 - C. H. Diaz et al., "CMOS technology for MS/RF SoC," IEEE Trans. Electron Devices, pp. 557-566, Mar. 2003.
 - A. Verma et al., "Frequency-Based Measurement of Mismatches Between Small Capacitors," Proc. CICC, pp. 481-484, Sep. 2006.
- Reference Generator
 - T. L. Brooks et al., "A low-power differential CMOS bandgap reference," ISSCC Dig. Techn. Papers, pp. 248-249, Feb. 1994.
- Research
 - B. Murmann et al., "A 12-bit 75-MS/s Pipelined ADC using Open-Loop Residue Amplification," IEEE JSSC, pp. 2040-2050, Dec. 2003.
 - J. Fiorenza et al., "Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies," IEEE JSSC, pp. 2658-2668, Dec. 2006.
 - E. Iroaga et al. "A 12b, 75MS/s Pipelined ADC Using Incomplete Settling," IEEE JSSC, pp. 748-756, Apr. 2007.
 - J. Hu, N. Dolev and B. Murmann, "A 9.4-bit, 50-MS/s, 1.44-mW Pipelined ADC using Dynamic Residue Amplification," to appear, VLSI Circuits Symposium, June 2008.

B. Murmann

EE 315 Lecture 13



Cyclic ADC



- Advantages
 - Area efficient
 - Typically only one or two switched capacitor stages plus comparator
 - Easy to calibrate
 - Need to measure only one coefficient (capacitor ratio)
- Disadvantages
 - Slow
 - Need many clock cycles for a single conversion
 - Sub-optimal power efficiency
 - Cannot scale stages like in a pipeline ADC
 - Noise and accuracy requirements decrease from MSB to LSB cycle, but invested circuit energy per cycle is (usually) constant

B. Murmann	
------------	--

EE 315 Lecture 14

5

Successive Approximation Register ADC



- Binary search over DAC output
- High accuracy achievable (16+ Bits)
 - Relies on highly accurate comparator
- Moderate speed (1+ MHz)

High Performance Example



FEATURES

Throughput: 2 MSPS (Warp mode) 1.5 MSPS (Normal mode) 18-bit resolution with no missing codes 2.048V internal low drift refernce INL: ±2 LSB typical S/(N+D): 93 dB typical @ 20 kHz THD: -115 dB typical @ 20 kHz Differential input range: ±V_{REF} (V_{REF} up to 2.5 V) No pipeline delay (SAR architecture) Parallel (18-, 16-, or 8-bit bus) Serial 5 V/3.3 V/2.5 V interface SPI®/QSPI™/MICROWIRE™/DSP compatible Single 2.5 V supply operation Power dissipation: 65 mW typical @ 2 MSPS

B. Murmann

EE 315 Lecture 14

7

Low Power Example



Performance Metric	Value
Voltage supply	1 V (nominal)
Input range	Rail-to rail
Sampling rate	100 kHz
Unit capacitance	12 fF
DNL	$<\pm$ 0.5 LSB typical
INL	$<\pm$ 0.5 LSB typical
ENOB (1V)	7.9 (DC), 7.0 (4.61 kHz)
Power dissipation (1V)	3.1 µW
Energy per sample (1V)	31 pJ
Standby power (1V)	70 pW
Die area (active)	0.053 mm ²
Process	0.25 µm CMOS (2P5M)

SUMMARY OF ADC PERFORMANCE

M.D. Scott, B.E. Boser, K.S.J. Pister, "An ultralow-energy ADC for Smart Dust," IEEE J. Solid-State Circuits, pp. 1123 -1129, July 2003.







Example (1)



Issues with Time Interleaving

- Offset mismatch
 - Each channel will have a different offset
 - Output will contain a periodic error sequence that manifest itself as spurs in the output spectrum
- Gain mismatch
 - Channels may also have slightly different gain
 - Results in amplitude modulation
- Phase skew
 - Hard to guarantee precise phase relationship between individual channel clocks
 - Results in phase modulation (similar to aperture uncertainty)
- Solutions
 - "Careful design"
 - Analog or digital calibration
 - See e.g. [Jamal, JSSC 12/2002]

B. Murmann

EE 315 Lecture 14












Noise Shaping Using Feedback (2)



First Order Sigma-Delta Modulator



• Output is equal to delayed input plus filtered quantization noise

B. Murmann

EE 315 Lecture 15

11

NTF Frequency Domain Analysis

$$\begin{split} H_e(z) &= l - z^{-l} \\ H_e(j\omega) &= \left(l - e^{-j\omega T}\right) = 2e^{-j\omega T/2} \left(\frac{e^{j\omega T/2} - e^{-j\omega T/2}}{2}\right) \\ &= 2e^{-j\frac{\omega T}{2}} \left(j\sin\left(\frac{\omega T}{2}\right)\right) = 2\sin\left(\frac{\omega T}{2}\right)e^{-j\frac{\omega T - \pi}{2}} \\ \left|H_e(f)\right| &= 2\left|\sin(\pi fT)\right| = 2\left|\sin\left(\pi \frac{f}{f_s}\right)\right| \end{split}$$

- The plot on slide 7 shows $|H_e(f)|$
 - "First order noise Shaping"
 - Quantization noise is attenuated at low frequencies, amplified at high frequencies

In-Band Quantization Noise (1)

- Question: If we had an ideal digital lowpass, what would be the achieved SQNR as a function of oversampling ratio?
- Can integrate shaped quantization noise spectrum up to f_B (shaded area on slide 7) and compare to full-scale signal

$$P_{qnoise} = \int_{0}^{f_{B}} \frac{\varDelta^{2}}{12} \cdot \frac{2}{f_{s}} \cdot \left[2 \sin\left(\pi \frac{f}{f_{s}}\right) \right]^{2} df$$
$$\approx \int_{0}^{f_{B}} \frac{\varDelta^{2}}{12} \cdot \frac{2}{f_{s}} \cdot \left[2\pi \frac{f}{f_{s}} \right]^{2} df$$
$$\approx \frac{\varDelta^{2}}{12} \cdot \frac{\pi^{2}}{3} \left[\frac{2f_{B}}{f_{s}} \right]^{3} = \frac{\varDelta^{2}}{12} \cdot \frac{\pi^{2}}{3} \frac{1}{M^{3}}$$

B. Murmann

EE 315 Lecture 15

13

In-Band Quantization Noise (2)

· Assuming a full-scale sinusoidal signal, we have

$$SQNR \cong \frac{P_{sig}}{P_{qnoise}} = \frac{\frac{1}{2} \left(\frac{\left(2^{B}-1\right)\Delta}{2}\right)^{2}}{\frac{\Delta^{2}}{12} \cdot \frac{\pi^{2}}{3} \frac{1}{M^{3}}} = 1.5 \times \left(2^{B}-1\right)^{2} \times \frac{3}{\frac{\pi^{2}}{2}} \times M^{3}}{\frac{\pi^{2}}{12} \cdot \frac{\pi^{2}}{3} \frac{1}{M^{3}}}$$
$$\cong 1.76 + 6.02B - 5.2 + 30\log(M) \quad [dB] \text{ (for large B)}$$

Each 2x increase in M results in 8x SQNR improvement
 9dB (1.5bits) per octave oversampling



- Trimming or calibration
 - Measure DAC levels during test or at power-up
 - Apply correction values to each level using auxiliary DAC
- Dynamic Element Matching Algorithms
 - Shuffle DAC unit elements to obtain fairly precise "average" output levels
 - Two ways
 - Data independent shuffling
 - Data dependent shuffling
 - Data dependent shuffling algorithms allow to push most of the DAC "noise" outside the signal band
 - See e.g. [Carley, JSSC 4/1989], [Galton, TCAS II 10/1997], [Vleugels, JSSC 12/2001]
- Single bit quantizer

В.	Murmann

EE 315 Lecture 15

17

Single-Bit DAC

- A single bit DAC has only two output levels
- Even if these two levels are imprecise, the errors will only affect gain and offset of the DAC and modulator
 - Tolerable in many applications







Amplitude and Frequency Dependence



263 Tones Since the quantization error is correlated with the input, the . shaped quantization noise contains spurious tones, some of which lie in the signal band Spurs are visible on slide 22 Linear model cannot predict these tones, but is still useful to gain insight into noise shaping process It is difficult to predict tonal behavior for arbitrary inputs • Analytical results exist for DC and sine inputs, see e.g. R.M. Gray "Spectral analysis of quantization noise in a singleloop sigma-delta modulator with DC input," IEEE Trans. Comm., pp. 588-599, June 1989. • R.M. Gray et al., Quantization noise in single-loop sigma-delta modulation with sinusoidal inputs," IEEE Trans. Comm., pp. 956-968, Sept 1989. Interesting to look at DC input as a worst case B. Murmann EE 315 Lecture 15 25 DC Input (1) E.g. x(n)=0 • - Modulator generates an alternating sequence of 1s and 0s - Single tone at $f_s/2$; no low frequency component E.g. $x(n)=0.001\cdot\Delta/2$ Compared to previous example, only one in 1000 outputs will change Output has period of 1000 T, and hence contains a low frequency, in-band component 1000 T B Murmann EE 315 Lecture 15 26

• For a DC input, the modulator output consists of discrete tones ("idle tones") with power and frequency given by

$$P_{k} = \left(\frac{\Delta \sin(\pi f_{k}T)}{\pi k}\right)^{2}$$
$$f_{k} = \left\langle k \left(\frac{x_{DC}}{\Delta} + 0.5\right) \right\rangle f_{s}$$

where k is an integer, and <r> represents the fractional part of r (r modulo 1)

- Strongest tones occur for small k, due to reciprocal dependence
- The plot on the following slide shows the total mean square error due to in-band idle tones as a function of DC input (M=16)

B. Murmann	EE 315 Lecture 15	27
Μ	SE due to Idle Tones	5
Etedneuch f		0.5
-12 -14 -16 -18 -18 -20 -22 -24 -24 -26 -0		0.5

Idle Tone Considerations



The human ear can detect tones ~20dB below the thermal/quantization noise floor

- If idle tones are an issue, there are several options for mitigating their impact
 - Larger oversampling ratio
 - Multi-bit quantizer
 - Dither
 - Superimpose a pseudorandom signal at the quantizer input to "whiten" quantization noise
 - See e.g. Chapter 3 of Delta-Sigma Data Converters by Norsworthy, Schreier & Temes.
 - Overdesign by making quantization noise much smaller than electronic noise from integrators
 - Noisy integrator(s) help randomize quantization error sequence
 - Higher order modulators
 - Naturally produce "more random" quantization error sequences

B. Murmann

EE 315 Lecture 15

29

Higher Order Modulators

- Motivation: better SQNR for a given oversampling ratio, plus improved idle tone performance as a side benefit
- Commonly used architectures
 - Single quantizer loop with higher order filtering
 - Essentially a logical extension to the first order noise shaping concept discussed previously
 - Cascaded, multi-stage modulators
 - Contain a separate quantizer in each stage



$$\widetilde{=} \frac{12}{12} \cdot \frac{\pi}{2L+1} \left[\frac{J_B}{f_s} \right]$$

$$\widetilde{=} \frac{\Delta^2}{12} \cdot \frac{\pi^{2L}}{2L+1} \left(\frac{1}{M} \right)^{2L+1}$$

 For an Lth order modulator, every doubling of M results in an increase in SQNR of 6L+3dB (L+0.5bits)









Building a Second-Order Modulator (4)



Boser-Wooley Modulator (1)



Performance of 2nd Order Modulator



Single Loop with High Order Filter

• Special case with $L_0=A$ and $L_1=-A$



$$H_e(z) = \frac{1}{1 + A(z)}$$
 $H_x(z) = \frac{A(z)}{1 + A(z)} \cong 1$ in band of interest

EE 315 Lecture 16

11

Stability

- Primarily determined by characteristics of H_e(z)
- First order modulator is stable (bounded integrator output) with arbitrary inputs of less than $\Delta/2$ in magnitude
- Second order modulator is known to be stable with arbitrary inputs of less than $\Delta/20$ in magnitude
 - For "reasonable", slow varying inputs of magnitude <0.8 $\cdot\Delta/2$, integrator outputs are "likely" to stay within bounds
- To date, no exact stability criteria for higher order modulators have been found
 - Lee's criterion for single bit, high order modulators states that the modulator is "likely" to be stable if $max[H_e(\omega)]<1.5$
- In practice, designers rely on a combination of stability analysis using the linear model (!) and simulations of the nonlinear model

Typical Design Procedure

- "Cookbook design"
 - See e.g *Delta-Sigma Data Converters*, by Norsworthy, Schreier & Temes, Sections 4.4 and 5.6
 - Choose order based on desired SQNR and M
 - Design NTF using filter approximations (e.g. Chebyshev)
 - Make sure to obey Lee's criterion
 - Determine loop-filter transfer function and evaluate performance and stability using simulations
 - Determine implementation specific coefficients
 - Scale coefficients to restrict integrator outputs to stay within available range ("Dynamic range scaling")
- Delta-Sigma Toolbox for MATLAB (by Richard Schreier)
 - http://www.mathworks.com/matlabcentral/fileexchange
 - Look under "Controls" and find "Delsig" toolbox

B. Murmann

EE 315 Lecture 16

13

"Cookbook" NTF Design Example (1)

```
% design parameters
L=4; % order
M=64; % oversampling ratio
% stop-band attenuation; reduce if needed to make max(|He(w)|<1.5)
Rstop = 80;
[b,a] = cheby2(L, Rstop, 1/M, 'high');
% normalize to make He(z->inf)=1; needed for realizability
% makes first sample of impulse response of He equal to 1
% makes first sample of impulse response of A equal to 0
% (must have at least one delay around quantizer)
b = b/b(1);
% check Lee's rule; want max(|He(w)|<1.5 )
NTF = filt(b, a, 1)
[mag] = bode(NTF, pi)
```

"Cookbook" NTF Design Example (2)













B. Murmann



Sensitivity of 2-1 cascade to matching between the analog and digital "gains"

Circuit Level Considerations

- Electronic noise •
- Finite OTA gain
 - Integrator leak
 - Dead zones
 - Nonlinearity
- OTA dynamic settling error, nonlinearity due to slewing
- Capacitor voltage coefficients
- Comparator hysteresis
 - Usually not a problem; simulations show that up to a few % hysteresis can be tolerated
- Unwanted mixing effects
 - $-\,$ E.g. if V_{ref} contains $f_{s}\!/2,$ out of band noise will be mixed down into signal band

Electronic Noise





Integrator Analysis (1)

• Assuming that V_o is sampled during ϕ 1, we have

$$C_{I}V_{o}(n) = C_{I}V_{o}(n-1) + C_{s}V_{i}(n-1)$$
$$C_{I}V_{o}(z) = z^{-1}C_{I}V_{o}(z) + z^{-1}C_{s}V_{i}(z)$$
$$\therefore \frac{V_{o}(z)}{V_{i}(z)} = \frac{C_{s}}{C_{I}}\frac{z^{-1}}{1-z^{-1}}$$

• Unfortunately, this ideal expression holds only for infinite amplifier gain

- Let's look at impact of finite gain



Finite Gain (2)

- Again, assuming that V_o is sampled during $\phi 1$, we have

$$C_{I}V_{o}(z)\left[1+\frac{1}{A}\right] = z^{-1}C_{I}V_{o}(z)\left[1+\frac{1}{A}\right] + z^{-1}C_{s}V_{i}(z) - \frac{C_{s}}{A}V_{o}(z)$$
$$\therefore \frac{V_{o}(z)}{V_{i}(z)} \approx \frac{C_{s}}{C_{I}} \frac{z^{-I}\left(1-\frac{1}{A}\left[1+\frac{C_{s}}{C_{I}}\right]\right)}{1-\left(1-\frac{1}{A}\frac{C_{s}}{C_{I}}\right)z^{-I}} = \frac{g \cdot z^{-I}}{1-[1-\alpha] \cdot z^{-I}}$$
$$V_{o}(z) = [1-\alpha] \cdot z^{-I}V_{o}(z) + g \cdot z^{-I}V_{i}(z)$$

- Finite gain results in "leaky integrator"
 - Some fraction of previous output is lost in new cycle





Multi-Mode Modulator

Dynamic range Intermod. distances
Dynamic range
Demonsile annual
Signal bandwidth
Sampling rate
Modes
Process Supply voltage A2 modulator Input voltage range

Lecture 17 Decimation Filters Oversampling D/A Conversion



Boris Murmann Stanford University murmann@stanford.edu

Copyright © 2008 by Boris Murmann

B. Murmann

EE 315 Lecture 17

Decimation Filters

- References
 - J. Candy, "Decimation for Sigma-Delta Modulation," *IEEE Trans. Communications*, pp. 72-76, Jan. 1986.
 - Chapters 1 and 13 of *Delta-Sigma Data Converters*, by Norsworthy, Schreier, Temes.
 - B.P. Brandt and B.A. Wooley, "A low-power, area-efficient digital filter for decimation and interpolation," *IEEE J. Solid-State Circuits*, pp. 679-687, June 1994.
 - E. Hogenauer, "An economical class of digital filters for decimation and interpolation," *IEEE Trans. Acoustics, Speech and Signal Processing*, pp. 155-162, Apr 1981.
- Objectives
 - Remove out-of band quantization noise
 - Re-sample at lower frequency
 - Ideally at Nyquist rate
Example





- Make N=M₁ to attenuate alias components!

Cascade of K Sinc Filters





Complete Filter Implementation



Implementation



Frequency Spectra



• How to create oversampled DAC input from a Nyquist rate signal?







Semi-Digital Reconstruction (2)



Lecture 18 ADC Figures of Merit Limits on ADC Power Dissipation



Boris Murmann Stanford University murmann@stanford.edu

Copyright © 2008 by Boris Murmann

B. Murmann

EE 315 Lecture 18

ADC Figures of Merit (1)

- Objective
 - Want to compare performance of different ADCs
- Can use FOM to combine several performance metrics into one single number
- What are reasonable FOMs for ADCs?
- How can we use and interpret them?
- Trends and Limits?

ADC Figures of Merit (2)



[R. H. Walden, "Analog-to-digital converter survey and analysis," *IEEE Journal on Selected Areas in Communications*, April 1999]

- This FOM suggests that adding a bit to an ADC is just as hard as doubling its bandwidth
- Is this a good assumption?



ADC Figures of Merit (3)

$$FOM_2 = \frac{f_s \cdot 2^{ENOB}}{Power}$$

[R. H. Walden, "Analog-to-digital converter survey and analysis," *IEEE Journal on Selected Areas in Communications*, April 1999]

- · Sometimes inverse of this metric is used
- In typical circuits power ~ speed
 - FOM₂ captures this tradeoff correctly
- How about power vs. ENOB?
 - One additional bit = 2x in power?

B. Murmann

EE 315 Lecture 18

ADC Figures of Merit (4)

- In a circuit that is limited by thermal noise, each additional bit in resolution means...
 - 6dB SNR, 4x less noise power, 4x bigger C
 - Power ~ Gm ~ C increases <u>4x</u>
- Even worse: Flash ADC
 - Extra bit means 2x number of comparators
 - Each of them needs double precision
 - Transistor area 4x, Current 4x to maintain current density
 - Net result: Power increases <u>8x</u>

ADC Figures of Merit (5)



- Still the most widely used FOM in publications...

- "Tends to work" because not all power in an ADC is noise limited
 - E.g. Digital power, biasing circuits, etc.
- To better capture the case of noise limited circuits, one could use 2^{2ENOB} in the numerator of FOM2...
 - But how about other (non-noise limited) circuits?
- My suggestion
 - Avoid using a FOM that assumes a fixed relationship between ENOB and power

B. Murmann

EE 315 Lecture 18

ADC Figures of Merit (6)

 $FOM_3 = \frac{Power}{2 \cdot Conversion \ Bandwidth} = "Energy \ per \ Nyquist \ Sample"$

- Compare only power of ADCs with approximately same SNR or SNDR (ENOB)
- Useful numbers (~state-of-the-art):
 - 10b (~9 ENOB) ADCs: 0.25...1 mW/MHz
 - 12b (~11 ENOB) ADCs: 2...6 mW/MHz





Fundamental Limits

• Fundamental power limit for a class-B amplifier driving a single capacitor [Vittoz, ISCAS 1990]

$$P = 8 \cdot f_{sig} \cdot CV_{sig}^{2} \qquad V_{n}^{2} = \frac{k_{B}T}{C} \qquad SNR = \frac{0.5 \times V_{sig}^{2}}{V_{n}^{2}}$$
$$\therefore P = 8k_{B}T \cdot SNR \cdot f_{sig}$$

• Class-A power limit is π times higher



Case 2: 100% Linear Settling

$$\begin{split} \mathcal{I}_{bias} &= \mathcal{C} \cdot \frac{dV}{dt} \Big|_{max} = \mathcal{C} \cdot \frac{d}{dt} \Big|_{max} \Big[V_{sig} \Big(1 - e^{-t/\tau} \Big) \Big] = \mathcal{C} \cdot \frac{V_{sig}}{\tau} \\ \text{Number of settling time constants: } & N = \frac{T_s/2}{\tau} \\ \therefore P = I6 \cdot N \cdot k_B T \cdot SNR \cdot f_{sig} \\ \text{Much worse} \\ \text{- E.g. N=6.9 for settling to 0.1% precision} \\ \text{Number of settling to 0.1\% pr$$



High SNR SC-Stage (1)



High SNR SC-Stage (3)



Medium SNR

- Consider two cases
- Pipeline ADC using SC stages
 - Partially limited by thermal noise
- Continuous time G_m-C integrator
 - Limited by distortion

Pipeline ADC



Stage Scaling Example

Number of Amplifiers	13	12	11	10
	1	1/4	1/16	1/64
	1/2	1/8	1/32	1/128
	1/4	1/16	1/64	1/128
	1/8	1/32	1/128	1/128
Stage Conseitances	1/16	1/64	1/128	1/128
Stage Capacitances	1/32	1/128	1/128	1/128
	1/64	1/128	1/128	1/128
	1/128	1/128	1/128	
	1/128	1/128		
	1/128			
ΣC	2.03	0.54	0.17	0.086
\mathbf{C}_{single}	1/2	1/8	1/32	1/128
Relative Power Pipeline/Single SC Stage (ΣC/C _{single})	4.06	4.32	5.44	11.01

- Example is simplistic, but in line with state-of-the art
 10bits ~0.5mW/MSample/s, 12bits ~2mW/MSample/s
- B. Murmann



313 **Gm-C Limit Line** 1.E+07 1.E+06 0 0 С 0 1.E+05 ā P/(2*BW) [pJ] 1.E+04 1.E+03 000 °0 1.E+02 \sim° ISSCC 1997-2006 0 0 **ISSCC 2007** 00 1.E+01 - Pipeline 0 - Gm-C Integrator 1.E+00 - SC Integrator 1.E-01 10 20 40 60 70 80 90 30 50 100 110 120 SNDR [dB] B. Murmann EE 315 Lecture 18 27

Low SNR

• Power of matching limited class-B circuit [Kinget, CICC 1996]

$$P = 24 \cdot C_{ox} \cdot A_{VT}^2 \cdot f_{sig} \cdot \left(\frac{V_{sig,rms}}{3 \cdot \sigma_{Vos}}\right)^2$$

- Refined result for flash ADC, assuming
 - Class-A, 1/2 LSB matching with 3σ -confidence, 2^B components, additional E_{dyn} per clock cycle, partial supply usage (α)

$$P = \left(12\pi \cdot \frac{1}{\alpha} \cdot C_{ox} \cdot A_{VT}^2 \cdot 2^{3B} + 2 \cdot E_{dyn} \cdot 2^B\right) \cdot f_{sig}$$

Example: α=2/3, C_{ox}=15fF/μm², A_{Vt}=3mV·μm, E_{dyn}=60fJ (~10gates in 0.13μm CMOS)



- More intelligent ADCs
 - Improved average power dissipation by adapting to instantaneous speed/resolution requirements
- "Minimalistic" ADCs using significantly simpler circuits
 - Digital compensation of resulting non-idealities
 - Digital postprocessing is (within limits) "free" in terms of area and energy

B. Murmann

EE 315 Lecture 18

31

Digital Logic Energy Trend





ADC/Digital Logic Energy Ratio



• Interpretation for digitally enhanced ADCs (energy centric)

SNDR	E _{ADC} /E _{NAND2}	
30	4,679	Additional digital processing is costly!
50	37,432	Several tens of thousand
70	299,479	gates are "free"
90	2,396,045	Use as many gates as you





319 **ADC Test Setup** Evaluation How to get data across? Board? Specs? ADC V_{in} Signal Data PC Acquisition Generator Clock Generator Specs? B. Murmann EE 315 Lecture 19 3

State-Of-The-Art ADC (2001)

Resolution	14 bits
Conversion Rate	75 MSPS
Input Range	2 V _{pp} differential
SNR @ Nyquist	73 dB
SFDR @ Nyquist	88 dB
DNL	0.6 LSB
INL	2.0 LSB

[W. Yang et al., "A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input," *IEEE J. of Solid-State Circuits,* Dec. 2001]

- Your converter will perform even better...
- Testing a high performance converter may be just as challenging as designing it!
- Key to success is to be aware of test setup and equipment limitations





Tunable Filter



www.klmicrowave.com

K&L Model	Frequency Range (MHz)	Passband Insertion Loss	Length Inch/mm	Width Inch/mm	Height Inch/mm
	00.70	1.0 dD Mary	0.00/040	5 00 /407	0.75/50
5B1-30/76-5-N/N	30-76	1.3 dB Max	9.80/249	5.38/137	2.75/50
5BT-63/125-5-N/N	63-125	1.3 dB Max	9.80/249	5.38/137	2.75/50
5BT-125/250-5-N/N	125-250	1.3 dB Max	9.80/249	5.38/137	2.75/50
5BT-250/500-5-N/N	250-500	1.0 dB Max	9.80/249	5.38/137	2.75/50
5BT-375/750-5-N/N	375-750	1.0 dB Max	9.80/249	5.38/137	2.75/50
5BT-500/1000-5-N/N	500-1000	1.0 dB Max	9.80/249	5.38/137	2.75/50
5BT-750/1500-5-N/N	750-1500	1.0 dB Max	9.80/249	5.38/137	2.75/50
5BT-1000/2000-5-N/N	1000-2000	1.0 dB Max	7.38/187	2.88/73	2.75/50
5BT-1200/2600-5-N/N	1200-2600	1.0 dB Max	7.38/187	2.88/73	2.75/50

```
B. Murmann
```

EE 315 Lecture 19

9

Filter Distortion

- Beware: The filters themselves also introduce distortion
- Distortion is usually not specified, need to call manufacturer
- Often guaranteed: HD<-85dBc,
- Don't trust your filters blindly...

- OK, may be for the clock a "value-priced" signal generator will ٠ suffice...
- No! The clock signal controls sampling instants which we assumed to be precisely equidistant in time (period T)
 - See Lecture for a dscussion of aperture uncertainty



More on Jitter

- Once we have a good enough generator, other circuit and test setup related issues may determine jitter
- Usually, clock jitter in the single-digit picosecond range can be prevented by appropriate design techniques
 - Separate supplies
 - Separate analog and digital clocks
 - Short inverter chains between clock source and destination
- Few, if any, other analog-to-digital conversion non-idealities have the same symptoms as sampling jitter
 - RMS noise proportional to input frequency
 - RMS noise proportional to input amplitude
- So, if sampling clock jitter is limiting your dynamic range, it's easy to tell, but may be difficult to fix...

|--|

EE 315 Lecture 19

Jitter Estimation

Reference

 D.M. Hummels, W. Ahmed, W., F.H. Irons, "Measurement of random sample time jitter for ADCs," *Proc. ISCAS*, pp.708-711, May 1995.

$$x(t) = A\cos(\omega_0 t + \theta)$$
 (3)

$$y_{k} = A\cos(\omega_{0}kT_{s} + \theta) + g(x(t))|_{t=kT_{s}}$$
$$-A\omega_{0}\Delta_{k}\sin(\omega_{0}kT_{s} + \theta) + n_{k}$$
(4)

After removal of harmonics:

$$e_k = -A\omega_0 \Delta_k \sin(\omega_0 k T_s + \theta) + n_k$$
 (5)

Spectrum of squared sequence contains a tone proportional to jitter:

$$E\left\{e_{k}^{2}\right\} = E\left\{A^{2}\omega_{0}^{2}\Delta_{k}^{2}\sin^{2}(\omega_{0}kT_{s}+\theta)+n_{k}^{2}\right\}$$
$$= E\left\{\left(\frac{A^{2}\omega_{0}^{2}\Delta_{k}^{2}}{2}+n_{k}^{2}\right)\right.$$
$$\left.-\frac{A^{2}\omega_{0}^{2}\Delta_{k}^{2}}{2}\cos(2\omega_{0}kT_{s}+2\theta)\right\}$$
(6)
$$\left.\left(42\cdot^{2}-2\right)$$

$$= \left(\frac{A^2\omega_0^2\sigma_{\Delta}^2}{2} + \sigma_n^2\right) \\ - \frac{A^2\omega_0^2\sigma_{\Delta}^2}{2}\cos(2\omega_0kT_s + 2\theta)$$
(7)
- Planning begins with converter pin-out
 - Uhps, my clock pin is right next to a digital output...
- Not "black magic", but weeks of design time and "thinking"
- Key aspects

B. Murmann

- Supply/ground routing
- Bypass capacitors
- Coupling between signals
- Good idea to look at ADC vendor datasheets for example layouts/schematics/application notes

	Vond		Pard Lavaut
	Bord Layout		
_			
e		ले स	⊕ ⁸ ∎••••• ⁸ • • • •

	*		
			× • • •

EE 315 Lecture 19

[Analog Devices AD9235 Data Sheet]



LVDS Outputs



Complete Setup





Histogram of Sample 3 Bit ADC



DNL from Histogram (2)

- Step 2
 - Divide by average count
- Step 3
 - Subtract 1
 - Ideal bins have exactly the average count, which corresponds to 1 after normalization
- Result is DNL



B. Murmann

EE 315 Lecture 19

27

INL from Histogram

- INL is simply running sum of DNL (see HW)
- The DNL information can also be used directly to construct the converter transfer function
 - Simply add up all binwidths to find transition levels



332 **DNL and INL of Sample ADC** A/D Characteristics [3] DNL and INL of 3 Bit converter (from histogram testing) ADC characteristics 0 deal converter 1.5 avg=-1.9e-017, std.dev=0.25, range=0.8 [8] 1 [1] 0.5 DNL -0.4 LSB DNL -0.5 Digital Output Code 2 3 4 5 bin +0.4 LSB INL 1. avg=0.2, std.dev=0.22, range=0.4 [8] 1 [1] 0.5 +0.4 LSB DNL Ĭ -0.5 5 6 3 4 5 3 ADC Input Voltage [1/] bin B. Murmann EE 315 Lecture 19 29 **Sinusoidal Inputs** Raw Histogram of ADC Output 250 Precise ramps are hard to generate 200 Solution 150 - Use sinusoidal test signal Problem ٠ 100 - Ideal histogram is not flat but has "bath-tub shape" 50

0

500 1000

1500

2000 2500 3000

After Correction for Sinusoidal pdf



Correction for Sinusoidal pdf

- References
 - M. V. Bossche, J. Schoukens, and J. Renneboog, "Dynamic Testing and Diagnostics of A/D Converters," IEEE TCAS, Aug. 1986.
 - IEEE Standard 1057
- Is it necessary to know the exact amplitude and offset of the sine wave input?

– No!

• There exists a great deal of confusion about this in the converter community...

B. Murmann

EE 315 Lecture 19

```
33
```

DNL/INL Code

	<pre>function [dnl,inl] = dnl_inl_sin(y);</pre>	% transition levels
	%DNL_INL_SIN	<pre>T = -cos(pi*ch/sum(h));</pre>
	% dnl and inl ADC output	
	% input y contains the ADC output	<pre>% linearized histogram</pre>
	% vector obtained from quantizing a	hlin = $T(2:end) - T(1:end-1);$
	% sinusoid	
	* Poria Murmann Aug 2002	% truncate at least first and last
	* Bornbard Bogor Sont 2002	% bin, more if input did not clip ADC
	· Berimaru Boser, Sept 2002	trunc=2;
	% histogram boundaries	<pre>hlin_trunc = hlin(1+trunc:end-trunc);</pre>
	<pre>minbin=min(y);</pre>	
	<pre>maxbin=max(y);</pre>	% calculate lsb size and dnl
		<pre>lsb= sum(hlin_trunc) / (length(hlin_trunc));</pre>
	% histogram	<pre>dnl= [0 hlin_trunc/lsb-1];</pre>
	<pre>h = hist(y, minbin:maxbin);</pre>	<pre>misscodes = length(find(dnl<-0.9));</pre>
	% cumulative histogram	% calculate inl
	ch = cumsum(h);	<pre>inl= cumsum(dnl);</pre>

DNL/INL Code Test



Limitations of Histogram Testing

• The histogram test (as any ADC test, of course) characterizes one particular converter

- Must test many devices to get valid statistics

- Histogram testing assumes monotonicity
 - E.g. "code flips" will not be detected.
- Dynamic sparkle codes produce only minor DNL/INL errors
 - E.g. 123, 123, ..., 123, 0, 124, 124, ...
 - Must look directly at ADC output to detect
- Noise not detected or improves DNL
 - E.g. 9, 9, 9, 10, 9, 9, 9, 10, 9, 10, 10, 10, ...
- Reference
 - B. Ginetti and P. Jespers, "Reliability of Code Density Test for High Resolution ADCs," Electron. Letters, pp. 2231-2233, Nov. 1991.

Hiding Problems in the Noise

- INL looks a lot like there are 5 missing codes
- DNL "smeared out" by noise!
- Always look at both DNL/INL
- INL usually does not lie...



B. Murmann

EE 315 Lecture 19



Device Mismatch Mechanisms

- Wafer-to-Wafer, Batch-to-Batch variations
- Spatial effects
 - Long distance
 - Gradients
 - Short distance
 - Statistics
- Circuit dependence
 - Differential structures
 - Differential pair
 - Current mirror
 - Bias
- Layout dependence

B. Murmann

EE 315 Appendix 1

References

- M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. of Solid-State Circuits, vol. 24, pp. 1433-1439, October 1989.
 - Mismatch model
 - Statistical data for 2.5µm CMOS
- Jeroen A. Croon, Maarten Rosmeulen, Stefaan Decoutere, Willy Sansen, Herman E. Maes, "An easy-to-use mismatch model for the MOS transistor," IEEE J. of Solid-State Circuits, vol. 37, pp. 1056 - 1064, August 2002.
 - 0.18µm CMOS data
 - Qualitative analysis of short-channel effects on matching
- C. H. Diaz *et al.*, "CMOS technology for MS/RF SoC," *IEEE Trans. Electron Devices*, pp. 557-566, March 2003.
 - More recent matching data

4

Mismatch Modeling



$$\sigma^2(\Delta P) = \frac{A_P^2}{WL} + S_P^2 D_x^2$$

- D_x : distance between device centers
- A_P : measured area parameter
- *S_P*: measured distance parameter
- Second term due to distance parameter is usually small

 Unless D_x >> 10...100μm
- Can use "common centroid layout" to make D_x=0
 - Helps cancel process gradients
- Assuming that we've done everything right, we are left with local random variations, governed by $A_{\rm P}$

Basic Rules for Matching

- Use the same W and L and use M unit devices to generate current ratios (takes out ΔW and ΔL effects)
- Use M factors that are even, preferably factors of 4 (to avoid anisotropy effects)
- Use common-centroid, or nearly common-centroid, layout (takes out systematic gradients, e.g. oxide thickness and doping)
- Use dummy devices at the edges of the array (takes out etch loading effects)
- Keep matched devices away from power sources (>50mW)
- · Ensure clean and well balanced routing
 - Avoid having contacts/vias or irregular metal routing patterns over matching sensitive devices
- Route currents to bridge long distances, not voltages IR drops can cause big systematic mismatches

B. Murmann

EE 315 Appendix 1

Orientation Effects



- Si and transistors are not (perfectly) isotropic
 - Stress induced mobility variations: several percent error
 - Tilted wafers: ~5% error
- Make sure to have same direction of current flow in each device!

Common Centroid Layout

- Reference
 - Hastings, The Art of Analog Layout, Prentice Hall, 2001
- Determine groups of matched components
 - Depends on circuit function
 - All transistors in a mirror
 - Diff-pair and load in an amplifier
 - Should they be matched individually or jointly?
- Divide into segments
 - Based on unit elements, if there is a common divisor
 - Avoid small (<70%) fractional elements if no common divisor exists
 - Example: Need matching resistors of 39.7k and 144.5k
 - 144.5=3.68*39.7 (3 unit devices, plus 0.68*unit device)
 - 144.5=10.92*(39.7/3) (10 unit devices, plus 0.92*unit device; better choice)

B. Murmann

EE 315 Appendix 1

9

Common Centroid Rules (1)

- Coincidence
 - Center of all matched devices should coincide, at least approximately
- Symmetry
 - Along X and Y axis
 - Symmetry lines of ABAB pattern do not line up!
- Dispersion
 - Segments of each device should be distributed throughout the array as uniformly as possible
 - Reduces sensitivity to higher order (nonlinear) gradients
 - One dimensional examples
 - ABBAABBA: 3 repetitions
 - ABABBABA: 1 repetition
 - Has higher dispersion (preferable)



343 **MIM Capacitor Mismatch** 0.13µm CMOS process [Diaz] E.g. capacitor with A=33µmx33µm 0.04 - C≅1.1pF - 1/sqrt(A)=0.03µm⁻¹ Mismatch [%] $-3-\sigma$ Mismatch=0.03% 0.03 0.02 0.01 0.02 0.03 0.04 0.01 1/SQRT(A) [µm⁻¹] EE 315 Appendix 1 B. Murmann 13 **Routing Imbalance at Latch Output Regenerative latch** V, G_{m1} C_2 C1 G_{m2} $C_1 \neq C_2$ causes dynamic offset

- Can show $V_{os} \cong 0.5 \cdot \Delta C/C \cdot (V_{(t=0)} V_t)$ - Nikoozadeh & Murmann, IEEE TCAS II, Dec. 2006.
- Example
 - $0.5 \cdot 10 \text{fF} / 100 \text{fF} \cdot (1 \vee -0.5 \vee) = 25 \text{mV} (!)$



Example: Current Mirror

$$\frac{\Delta I_D}{I_D} = \frac{g_m}{I_D} \Delta V_{TH} + \frac{\Delta \beta}{\beta}$$
$$\sigma^2_{\Delta I_D/I_D} \cong \left(\frac{g_m}{I_D}\right)^2 \frac{A_{Vt}^2}{WL} + \frac{A_\beta^2}{WL}$$

• Example for 0.18µm technology: $A_{Vt} \cong 3mV\mu m$, $A_{\beta} \cong 1\%\mu m$, W=10µm, L=0.18µm, g_m/I_D=10V⁻¹

$$\sigma_{AI_D/I_D} = \sqrt{\frac{10^2}{V} \frac{(3mV)^2}{10 \cdot 0.18} + \frac{(1\%)^2}{10 \cdot 0.18}} = \sqrt{(2.2\%)^2 + (0.74\%)^2} = 2.32\%$$

• Lower g_m/I_D (higher V_{GS} - V_t) results in improved matching



Substrate Types



D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits," *IEEE Journal of Solid-State Circuits*, vol. 28, pp. 420 - 430, April 1993.

Observed Waveforms





Effect of Guard Ring





Current in High Resistivity Substrate



Effect of Guard Rings



- R. Gharpurey and R. G. Meyer, "Modeling and analysis of substrate coupling in integrated circuits," IEEE Journal of Solid-State Circuits, vol. 31, pp. 344 353, March 1996.
- Balsha R. Stanisic, Nishath Verghese, Rob A. Rutenbar, L. Richard Carley, David J. Allstot, "Addressing substrate coupling in mixed-mode ICs: Simulation and power distribution synthesis," IEEE Journal of Solid-State Circuits, vol. 29, pp. 226 - 238, March 1994.
- Kuntal Joardar, "A simple approach to modeling cross-talk in integrated circuits," IEEE Journal of Solid-State Circuits, vol. 29, pp. 1212 - 1219, October 1994.
- Nishath Verghese, David J. Allstot, "Computer-aided design considerations for mixed-signal coupling in RF integrated circuits," IEEE Journal of Solid-State Circuits, vol. 33, pp. 314 - 323, March 1998.
- A. Samavedam, A. Sadate, K. Mayaram, and T. S. Fiez, "A scalable substrate noise coupling model for design of mixed-signal ICs," IEEE Journal of Solid-State Circuits, vol. 35, pp. 895 904, June 2000.

B. Murmann

EE 315 Appendix 1

33

Floorplanning and I/O (1)

- A common mistake is to do a great job of laying out lots of little cells but then make a big mess when pulling the design together
- A good floorplan is essential to being able to quickly make a good layout with few iterations.
- A floorplan is an evolving document that helps the designer organize the chip into pieces that fit together well
 - Don't be afraid to change it as you go along and discover new issues, just start out with one so you don't miss the obvious things that can be very painful later.
- When generating a floorplan, keep the ultimate test setup in mind
 - If you have to cross sensitive and noisy signals, it's best to do it on chip where you only get a few femto Farads of coupling rather than doing it on the board where you will get much more coupling.

Floorplanning and I/O (2)

- Bond wire and package traces have inductance and resistance. By putting multiple pins in parallel, you can reduce these parasitics.
 - Unfortunately, mutual inductance of neighboring pins fights the reduction. The inductance of two adjacent pins is about 0.7 times that of one, and for three pins, you get about 0.5 times the inductance of one pin.
- Final bit of advice: Know when to stop! You can easily get so carried away with these issues that your layout takes a very long time to complete
 - The key is to do what is right for an application
 - An RF mixer should minimize capacitance
 - A 14-bit A/D converter needs well a very balanced layout
 - Use your own judgment and ask critical questions!

B. Murmann

EE 315 Appendix 1

Sample Floorplan (ADC)



355 **Integrated Circuit Filters Boris Murmann** Stanford University murmann@stanford.edu Copyright © 2008 by Boris Murmann EE 315 Appendix 2 B. Murmann 1 **Notes** • Acknowledgement - Notes originally compiled by Susan Luschas Edit by Boris Murmann References - Schaumann, *Design of Analog Filters*, Oxford University Press, 2001. - J. Khoury, "Design of a 15-MHz CMOS Continuous-Time Filter with On-Chip Tuning", IEEE JSSC, Dec. 1991. - B. Nauta, "A CMOS Transconductance-C Filter Technique for Very High Frequencies", IEEE JSSC, Feb. 1992. - S. D'Amico, "A 4.1mW 79dB-DR 4th order Source-Follower-Based Continuous-Time Filter for WLAN Receivers", IEEE JSSC, Dec. 2006.

Outline

- Brief Introduction
- Designing Filter Transfer Functions
- Implementation: Biquad vs. Ladder
- Choosing a Topology
 - Active RC
 - Gm-C
 - Switched capacitor
- Circuit Design Challenges & Examples

B. Murmann

EE 315 Appendix 2

What is a filter?



Y(f)=H(f) X(f)

• Filtering is the process of altering the frequency content of a signal

Why Study Analog & RF Filters?








Filter Design Procedure



361



Elliptic Filters









367 1) Cascade of Biquads





Ladder Design (2)







Sallen Key 2nd Order Lowpass





Gm-C Filter Tuning I



Transconductor Implementation I







Designing Switched Capacitor Filters

- Start with active RC filter and replace the R's with switched capacitors
- Use Matlab to design a transfer function in the discrete time domain. Factor the z-domain transfer function and implement as a cascade of integrators, bilinear blocks and biquads
- Starting from a continuous time transfer function, use the bilinear transformation to transform to a z-domain transfer function
- Start with LC ladder prototype and substitute switched capacitor circuits

B. Murmann

EE 315 Appendix 2

47

Non-Idealities in Switched Capacitor Filters

- Opamp noise, kT/C noise
- · Finite opamp gain creates gain and phase error
- Capacitor parasitics use parasitic insensitive switching
- Opamp offset voltage use correlated double sampling
- Charge injection and clock feedthrough
- Opamp bandwidth and slew rate



B. Murmann

EE 315 Appendix 2

49

Additional References (Haideh Khorramabadi, UC Berkeley)

Continuous-Time Filters

- Y. Tsividis, M. Banu, and J. Khoury, "Continuous-Time MOSFET-C Filters in VLSI", IEEE Journal of Solid State Circuits Vol. SC-21, No.1 Feb. 1986, pp. 15-30 and IEEE Transactions on Circuits and Systems, Vol. CAS-33, No. 2, Feb. 1986, pp. 125-140.
- Z. Czarnul, "Modification of the Banu-Tsividis Continuous-Time Integrator Structure," IEEE Transactions on Circuits and Systems, Vol. CAS-33, No. 7, pp. 714-716, July 1986.
- U-K Moon, and B-S Song, "Design of a Low-Distortion 22-kHz Fifth Order Bessel Filter," IEEE Journal of Solid State Circuits, Vol. 28, No. 12, pp. 1254-1264, Dec.1993.
- H. Khorramabadi and P.R. Gray, "High Frequency CMOS continuous-time filters," IEEE Journal of Solid-State Circuits, Vol.-SC-19, No. 6, pp.939-948, Dec. 1984. K.S. Tan and P.R. Gray, "Fully integrated analog filters using bipolar FET technology," IEEE, J. Solid-State Circuits, vol. SC-13, no.6, pp. 814-821, December 1978.
- V. Gopinathan, Y. Tsidivis, K-S Tan, R. Hester, "Design Considerations for High-Frequency Continuous-Time Filters and Implementation of an Antialiasing Filter for Digital Video," IEEE Journal of Solid State Circuits, Vol. SC-25, no. 6 pp. 1368-1378, Dec. 1990.
- A. Durham, J. Hughes, and W. Redman- White, "Circuit Architectures for High Linearity Monolithic Continuous-Time Filtering," IEEE TCAS, pp. 651-657, Sept. 1992.
- C. Laber and Gray, "A 20MHz 6th Order BiCOM Parasitic Insensitive Continuous Time Filter and Second Order Equalizer Optimized for Disk Drive Read Channels," IEEE Journal of Solid State Circuits, Vol. 28, pp. 462-470, April 1993.
- H. Khorramabadi, M. Tarsia and N. Woo, "Baseband Filters for IS-95 CDMA Receiver Applications Featuring Digital Automatic Frequency Tuning," 1996 International Solid State Circuits Conference, pp. 172-173.

B Murmann

Additional References

• \$	 Switched Capacitor Filters D. Senderowicz et. al, "A Family of Differential NMOS Analog Circuits for PCM Codec Filter Chip," IEEE Journal of Solid-State Circuits, VolSC-17, No. 6, pp.1014-1023, Dec. 1982. Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UC/CPL Mag (24)
	 D. Senderowicz et. al, "A Family of Differential NMOS Analog Circuits for PCM Codec Filter Chip," IEEE Journal of Solid-State Circuits, VolSC-17, No. 6, pp.1014-1023, Dec. 1982. Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCRENT Mag (24).
	 Tat C. Choi, "High-Frequency CMOS Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, May 1983 (ERL Memorandum No. UCP/EPL M92/94).
	UCD/ERLIMO3/31).
	 B.S. Song, P.R. Gray "Switched-Capacitor High-Q Bandpass Filters for IF Applications," IEEE Journal of Solid State Circuits, Vol. 21, No. 6, pp. 924-933, Dec. 1986.
	- R. Gregorian, G. Temes, "Analog CMOS Integrated Circuits," Wiley, 1986, pp. 277.
	 K. Martin, A. Sedra, "Effect of the Opamp Finite Gain & Bandwidth on the Performance of Switched-Capacitor Filters," IEEE TCAS, vol. CAS- 28, no. 8, pp. 822-829, Aug 1981.
	 K.L. Lee, "Low Distortion Switched-Capacitor Filters," U. C. Berkeley, Department of Electrical Engineering, Ph.D. Thesis, Eeb, 1986 (ERL Memorandum No, LICE/ERL M86/12)
	 K. Martin and A. S. Sedra, "Strays-insensitive switched-capacitor filters based on the bilinear z transform," Electron. Lett., vol. 19, pp. 365-6, June 1979.
B. Murma	hann EE 315 Appendix 2 51

